搜索资源列表
signal_cpu_sort
- Use the verilog language write a MIPS CPU code, and have additional instruction, for example: selection sort instruction. The code has contain combination circuit and sequenial circuit. CPU have contain ALU, ADD, ALU_CONTROL, DATA_MEMORY, INST_ME
latch
- 门拴电路,4位选择器,alu,用verilog写的。-doors Shuan circuit, four selectors, ALU, with Verilog writes.
alu_32_bit
- verilog 32-bit ALU-verilog 32-bit ALU
alu3
- 用verilog语言编写,一个8-bit ALU,可以完成按字节的+、-和与、或、非操作
CPU
- 使用verilog作为CPU设计语言实现单数据通路五级流水线的CPU。具有32个通用寄存器、一个程序计数器PC、一个标志寄存器FLAG,一个堆栈寄存器STACK。存储器寻址粒度为字节。数据存储以32位字对准。采用32位定长指令格式,采用Load/Store结构,ALU指令采用三地址格式。支持有符号和无符号整数加、减、乘、除运算,并支持浮点数加、减、乘、除四种运算,支持与、或、异或、非4种逻辑运算,支持逻辑左移、逻辑右移、算术右移、循环右移4种移位运算,支持Load/Store操作,支持地址/立即
ALU_verilog
- 用verilog语言编写的4位算术逻辑单元ALU,功能参考74181,包含.v文件以及测试用.vwf文件
CPU
- 32位5级流水线CPU设计指令系统、指令格式、寻址方式、寄存器结构、数据表示方式、存储器系统、运算器、控制器和流水线结构等-32bit pipeline CPU
alu_32_bit
- 用Verilog编写的32位ALU(运算器),具有与、或逻辑运算;加、减算术运算;小于置一,零检测,以及溢出检测等功能。其中加法运算是采用了快速进位链-32bitALU
aluN
- One simple Alu with 8 bits in verilog
ALUC
- 用verilog语言中xilinx平台上实现single ALU,包括alu的基本MIPS指令运算,ALU control的实现-Xilinx verilog languages with the platform to achieve single ALU, including the basic MIPS instructions alu operations, ALU control implementation
alu_sequence_detector_1101
- It is verilog based implementation of ALU and sequence detector for detecting sequence 1101
Project_III
- 16bit的ALU,完成加减乘数移位功能,使用verilog编写-16bit the ALU, multiplier displacement function to complete the addition and subtraction, using verilog write
CPU_Verilog
- 此代码完成了流水线CPU的设计。其中有ALU,控制模块,UART等verilog代码。(This code completes the design of pipelined CPU)
[Source code] 32bit_ALU_code_verilog
- 32bit ALU project source code
lab2
- 算数逻辑运算单元 使用verilog编写(Arithmetic logical arithmetic units are written in Verilog)
ALU_4bit
- 4-bit ALU in verilog
各种基础module打包下载全集
- 例如分频器,alu,ram的verilog实现(The implementation of divider, alu, ram etc. in verilog)
ALU32
- 采用booth算法,实现了32位的ALU。(The 32 bit ALU is realized by using the Booth algorithm.)
ALU ALU
- Codigo para un sumador en verilog
RISC
- 对ALU中的数据进行操作(实现ADD,SUB,AND,NOT等功能)(Operation of data in ALU (ADD, SUB, AND, NOT and other functions).)