搜索资源列表
-
2下载：
32位浮点乘法器的源代码，用verilog来实现的-32-bit floating point multiplier source code to achieve with verilog
-
-
0下载：
用Verilog实现一位原码浮点数乘法器，按照累加的方式，逐位相乘，再相加。-Verilog realization of an original code with floating point multiplier, in accordance with the cumulative way, bit by bit multiply, then add.
-
-
0下载：
verilog implementation of the floating point multiplier
-
-
0下载：
the document used to describe the verilog codes design floating point multiplier in coms design
-
-
0下载：
Floating Point Multiplier in Verilog
-
-
1下载：
Verilog语言编写的单精度浮点数乘法器-The Verilog language of single precision floating point multiplier
-
-
0下载：
浮点数 乘法器带绝对值运算 verilog语言编写 可直接调用-Floating-point multiplier verilog language with absolute operation can be called directly
-
-
1下载：
verilog code for floating point multiplier
-
-
4下载：
verilog 语言写的FPGA内部实现硬件浮点乘法器的源码，两个时钟周期完成一次浮点乘法运算(The FPGA language written in Verilog implements the source of the hardware floating point multiplier, and completes the floating point multiplication operation in two clock cycles.)
-
