verilog 程序，用于通讯系统测试，输入40MHz时钟，40倍分频之后，输出1Mhz时钟-verilog procedures for communication system testing, 40MHz input clock frequency to 40 times, the output clock 1Mhz