CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 源码下载 嵌入式/单片机编程 单片机(51,AVR,MSP430等) 搜索资源 - vhdl fpga clock

搜索资源列表

  1. adfmreceiver

    0下载:
  2. The design of the All Digital FM Receiver circuit in this project uses Phase Locked Loop (PLL) as the main core. The task of the PLL is to maintain coherence between the input (modulated) signal frequency,iωand the respective output frequency,oωvia p
  3. 所属分类:SCM

    • 发布日期:2017-03-28
    • 文件大小:642.61kb
    • 提供者:vijay
搜珍网 www.dssz.com