搜索资源列表
EP1C3T144FPGAdevelopboardmanual
- 本图是基于EP1C3T144FPGAdevelopboard manual设计开发的原理图，最后推荐给大家学习开发的，-This chart is based on EP1C3T144FPGAdevelopboard manual schematic design and development, the final recommendation to you to study the development, thank you
muc_cpld
- 51单片机与CPLD的总线通讯程序，简单，实用，内附单片机与CPLD引脚连接原理图。-51 MCU and CPLD bus communication procedures, simple, practical, enclosing the MCU and CPLD pin connections diagram.
vhdltest
- 自己设计的几个VHDL程序，包括译码器电路，多路开关，比较器应用，和16乘8RAM电路，各模块及最终的顶层原理图和引脚我都已给好，希望对大家的学习有所帮助-A few of their own design VHDL procedures, including the decoder circuit, multiple switches, comparator applications, and 16 by 8RAM circuit, each module and final top-leve
adder32
- 原理图输入法制作的32位加法器-adder32
chuankou
- 基于VHDL串口通信，包括原理图和VHDL输入-VHDL-based serial communication, including schematic and VHDL input
EDA
- 以上资料是是有关于FPGA芯片与硬件的链接原理图，对开发FPGA有很重要的作用。还有一些相关软件程序供参考-The above information is on the FPGA chip and the hardware link diagram, on the development of FPGA a very important role. There are a number of related software programs for reference
try2
- vhdl与原理图混合的方式进行设计 vhdl语言描述底层模块，再用原理图设计的方法设计顶层原理图文件-vhdl mixed approach with the schematic design vhdl language to describe the bottom of the module, and then designed the schematic design of the top-level schematic file
ElevatorcontrollerandsimulationwithVHDL
- 电梯控制器VHDL程序与仿真 功能：6层楼的电梯控制系统。包括原理图及仿真结果。-Elevator controller and simulation of VHDL program features: six-story elevator control system. Including schematics and simulation results.
songer
- 根据给出的乘法器逻辑原理图及其各模块的VHDL描述，学习利用数控分频器设计硬件乐曲演奏电路-According to the logic given multiplier module schematic and its VHDL descr iption, learning to use the numerical design of the hardware musical performances divider circuit
Study_on_Key_Technologies_of_n4-DQPSK_Modulation_a
- 本文首先研究可4一DQPsK调制解调系统中调制部分的基本原理和各个模块的设计方案，重点研究成形滤波器和直接数字频率合成器 (DireetoigitalFrequeneySynihesis，简称DDS)，并针对各个关键模块算法进行matlab设计仿真，展示仿真结果。其次，研究调制解调系统解调部分的基本原理和各个模块的设计方案，重点研究差分解调，数字下变频和位同步算法，也针对其各个关键模块进行算法的Matlab设计仿真。然后用Matlab对整个系统进行理论仿真，得出结论。在此基础 上，采用超高速
KX_7C5TP
- 康芯公司的KX_7C5TP实验板原理图。这个实验板很好用。希望这个原理图能给FPGA的初学者有所帮助。-Kang core company KX_7C5TP experiment board schematics. This experiment very well with the board. Hope that this will give FPGA schematic beginner help.
yuanlitu
- 这是康芯公司的GW48EDA_PKx实验系统的原理图。这试验箱功能很强大。希望给FPGA的初学者有所帮助。-This is the core company' s GW48EDA_PKx Kang experimental system schematic. This feature is very powerful chamber. FPGA beginner want to give help.
SEED-FEM025
- 合纵达FPGA开发板，原理图V-4系列，包括powerpc-fpga
Twister_DDR_SDRAM_Board_Manual
- Twister DDR EP1C6Q240 FPGA 开发板 原理图，PCB,BOM-Twister Board Documentation Schematics, PCB and BOM Rev. B
traffic
- 该文件包括全部的交通信号灯控制的VHDL源代码以及顶层原理图的设计，七种恰当的采用了状态机，功能完全正确而稳定。-This document includes all of the traffic lights controlled by the top-level VHDL source code, as well as schematic design, the appropriate use of the seven kinds of state machines, function en
experiment1
- VHDL实验一，利用原理图输入法设计4位全加器-VHDL test 1, use of schematic input 4-bit full adder design
FPGA-clock
- 基于VHDL的时钟设计（de2开发平台），内含源代码，各模块的时序仿真图，结构原理图，以及完成报告。供大家参考学习。-VHDL-based clock design (de2 development platform), contains the source code, simulation charts of each module, structure diagram, and the mission report. For reference study.
edaDesign
- 电子电路分析与设计（EDA软件应用二）MAX+plusII应用 第一章 GW48 EDA系统使用说明 第二章 原理图输入设计方法 第三章 VHDL设计初步 第四章 实验-Electronic Circuit Analysis and Design (EDA software application 2) MAX+ plusII Chapter GW48 EDA application system for use Chapter schematic design VHDL des
FPGA
- FPGA 技术培训学习总结与实验心得 了解到除了用画原理图的方法设计外，还可以用编程的方法，而且这种方法的可移植性更强-FPGA technology training and learning experience with the experimental conclusion