搜索资源列表
dengjingdu.rar
- 根据第三届（1997年）全国大学生电子设计竞赛题目：简易数字频率计，完全用FPGA芯片做的一个等精度数字频率计。,According to the third (1997) National Undergraduate Electronic Design Contest Topic: simple digital frequency meter, complete with a FPGA chip, such as doing precision digital frequency meter.
WaveformGenerator
- 安徽省首届大学生电子设计竞赛，用VHDL编写的程序任意波形产生器-Anhui first Undergraduate Electronic Design Contest, using VHDL procedures for the preparation of Arbitrary Waveform Generator
fpga_balance_project
- 此文件是2009年全国大学生电子设计大赛数字幅频均衡功率放大器的数字部分工程文件，包括modelsim的仿真部分。-This file is the 2009 National Undergraduate Electronic Design Contest figures the number of amplitude-frequency balanced power amplifier part of the project documents, including the modelsim
VGA_exercise
- 2010北京市大学生电子设计竞赛开发板XILINX-Spatan3E的VGA口练习资料-Undergraduate Electronic Design Contest in Beijing 2010 development board XILINX-Spatan3E the VGA port practice information
danpianjixitongban
- 全国大学生电子设计竞赛单片机最小系统版-内含原理图、系统版等文档和图。-National Undergraduate Electronic Design Contest SCM minimum system version- includes schematics, system version and other documents and plans.
digital_sigal_generator
- 全国大学生电子设计大赛源代码，Verilog HDL ，2011年最后一题，即E题代码-National Undergraduate Electronic Design Contest source code, Verilog HDL, 2011 the last one question, that question the code E
logic_new3
- verilog简易逻辑分析仪2003年全国大学生电子设计大赛，仪器仪表题-verilog logic
fpga_test_DA_AD
- 用于全国大学生电子设计大赛，一个基于FPGA平台的DA_AD程序。-For National Undergraduate Electronic Design Contest, an FPGA-based platform DA_AD program.
UART_test
- 用于全国大学生电子设计大赛，一个基于FPGA的串口测试程序-For National Undergraduate Electronic Design Contest, an FPGA-based serial testing procedures
AD_LCD
- 用于全国大学生电子设计大赛，一个基于c8051f120的ad测频率并显示在lcd上的程序-For National Undergraduate Electronic Design Contest, a measure based on the frequency of the ad c8051f120 and displayed on the lcd procedure
RANGEN
- 2011年全国大学生电子设计竞赛E题“简易数字信号传输性能分析仪”fpga的控制代码，verilog编写；包括了M序列及同步时钟的提取等所有程序。-2011 National Undergraduate Electronic Design Contest E title "Simple digital signal transmission performance analyzer" fpga control code, verilog prepared including the M-seq