搜索资源列表
minus
- 一位二进制全减器的设计,分别用原理图输入法和文本输入法,用分层设计的方法完成-A binary full subtractor design, respectively, schematic input and text input method, complete with a hierarchical design method
WATERHOURMETERBASEDONVHDL
- 在 MAX+PLUS II开发环境下采用 VHDL语言 设计并实现了电表抄表器 讨论了系统的四个 组成模块的设计和 VHDL 的实现 每个模块采用 RTL 级描述 整体的生成采用图形输入法 通过波形仿真 下载芯片测试 完成了抄表器的功能-In the MAX+ PLUS II development environment using VHDL language design and implementation of the meter meter reading device to di
counter
- 利用EDA工具MAX-PlusII的VDHL输入法,输入VHDL程序,实现2位计数器,在七段译码器上以十进制显示:0、1、2、3、0、...。时钟信号使用83管脚。采用自动机状态转换方式设计该计数器;建立相应仿真波形文件,并进行波形仿真;分析设计电路的正确性。-The use of EDA tools VDHL of the MAX-PlusII input method, enter the VHDL program, the realization of two counters, in t
jishu10
- FPGA——1位10进制计数程序,可用原理图输入法拓展n位,下载后可直接使用,Q2中综合已通过,基于cyclone-FPGA- 1 station 10 hexadecimal counting procedures, schematics can be used to expand n-bit input, can be used directly after downloading, Q2 has passed comprehensive, based on the cyclone
adder32
- 原理图输入法制作的32位加法器-adder32
5
- 4*4矩阵状态机键盘 是数字电路设计中常用的信号输入法-4* 4 matrix keyboard state machine is commonly used in digital circuit design, signal input method
experiment1
- VHDL实验一,利用原理图输入法设计4位全加器-VHDL test 1, use of schematic input 4-bit full adder design
EDA1
- 完成一位二进制全减器的设计,采用文本输入法分别实现,分层设计,底层采用半加器和逻辑门实现。-Completion of a binary full subtracter design, implementation, respectively, using the text input method, hierarchical design, are based on half adder and logic gates.
EDA3add
- 序列信号发生器与检测器设计:用状态机设计实现串行序列检测器的设计,先设计(可用原理图输入法)序列信号发生器产生序列:0111010011011010;再设计检测器,若检测到串行序列11010则输出为“1”,否则输出为“0”,并对其进行仿真和硬件测试。-Sequence signal generator and detector design: The Design and Implementation of a serial sequence of state machine design of
subber
- 完成一位二进制全减器的设计,采用原理图输入法和文本输入法分别实现,分层设计,底层由半加器(也用原理图输入法)和逻辑门组成-Completion of a binary full subtracter design, the use of schematic and text input method input method were realized, hierarchical design, the bottom of the half adder (also used schematic
PLD-LOGIC_SPWM
- 电子设计竞赛中获二等奖,在FPGA中实现的两路自然采样SPWM,原理图输入法设计,1024*八位正弦查找表,带FSK和ASK调制功能,频率范围8KHz~12KHz.-Electronic Design Competition second prize in the FPGA to achieve the two natural sampling SPWM, schematic design input, 1024* eight sine look-up table, with FSK and A
randomgenerator
- 随机数产生器,能够随机产生两位数,是原理图输入法和vhdl输入方的方法-Random number generator to randomly generated double-digit, is the schematic input and the input side of the way vhdl
DFF_BDF
- D触发器设计图形输入法,设计软件quartus-Input D flip-flop design graphics, design software quartus
test2
- 共阴极七段显示译码电路,EDA用文本输入法设计1位异步清零同步时钟使能的十进制计数器-Seven of the cathode here shows decode circuitEDA use text input method design a asynchronous reset synchronous clock that can counter the decimal
VHDL-program--samples-book
- VHDL程序实例集,其主要内容包括:用VHDL设计的组合电路、时序电路、数字综合电路、电路图输入法要领概述、实用VHDL语句等。-VHDL instance set, the main contents include: VHDL design of combinational circuits, sequential circuits, digital integrated circuit schematic input method essentials outlines, practica
PLL
- 基于FPGA的锁相环应用,原理图输入法,较为直观,锁相的效果无抖动-FPGA-based PLL applications, schematics input method, more intuitive, the effect of jitter PLL
VHDL-8-wei-quan-jia-qi
- 原理图输入法实现8位全加器,内含vhd源码文件和一份word介绍文件,管脚配置已经完成,芯片为EPIK30TCI443-Schematic entry method 8-bit full adder, and a source code file containing the vhd file word descr iption, pin configuration has been completed, the chip is EPIK30TCI443
decoder
- 采用VHDL语言输入法,根据HDB3码编解码规则,确定HDB3码编画出HDB3码的程序设计流程图。编写VHDL源程序、调试及仿真时序波形 -Using VHDL language input method, according to the HDB3 encoding and decoding rules that determine HDB3 code HDB3 encoding and draw a flow chart programming. Write VHDL source co
第3章__Quartus_II原理图输入法深入
- I hope the PDF file I shared is very useful for you. And I also wish I can learn some useful knowledge from this web.
QuartusII原理图输入法设计VHDL组合逻辑电路设计VHDL时序逻辑电路设计
- QuartusII原理图输入法设计VHDL组合逻辑电路设计VHDL时序逻辑电路设计三个实验