搜索资源列表
fft
- 用VHDL语言来实现256点FFT的算法-256 FFt the VHDL implementation
fft
- 基于VHDL语言编写的FFT程序，256点，旋转因子存在自己编写的ROM里面，乘法器和数据存储采用的是IP核-FFT-based program written in VHDL, 256 points, there is rotation factor which I have written the ROM, multiplier, and data storage is used in IP core
cf_fft_256_8
- This is a source code of 256 point fft architecture. This code is also available with opencores-This is a source code of 256 point fft architecture. This code is also available with opencores
pipelined_fft_256_latest
- FFT的ip核，是256位的，可以用在FPGA上进行FFT操作。-FFT' s ip core, is 256, and can be used in FPGA on FFT operation.
fft_256
- 256点的fft，使用verilog硬件描述语言实现，可以在quartus等仿真软件仿真-failed to translate
High-Speed-FFT
- 优秀硕士论文，课题采用现场可编程门阵列((FPGA)，设计实现了一种超高速FFT处理器。目前，使用FPGA实现FFT多采用基2和基4结构，随着FPGA规模的不断扩大，使采用更高基数实现FFT变换成为可能。本课题就是采用Alter的Stratix II芯片完成了基16-FFT处理器的设计。在设计实现过程中，以基2-FFT搭建基16-FFT的运算核，合理安排时序，解决了碟形运算、数据传输和存储操作协调一致的问题。由于采用流水线工作方式，使整个系统的数据交换和处理速度得以很大提高。本设计实现了4096
cf_fft_256_8
- The fast fourier transfer (FFT) for 256 point use vhdl
synth_fft
- fftprocessing can complete 256 pointsFFT.-Hardware Descr iption Language(HDL)is an advanced electronic designmethod．After HDL was put into use，it has draw great attention and gained popularity．The design used Verilog HDL and Schematic for entry tools
fft
- 不定点的fft算法，当前可选择64,128,256,512,1024个点数，可自行添加其他-The fft algorithm is not fixed, the current choice 64,128,256,512,1024 one point, they are free to add other
pipelined_fft_256_latest[1].tar
- 256点的流水FFT，经本人使用完全满足要求。-256-point FFT of pipelined
fft256
- quartus ii 中利用ip核生成fft模块，实现256点fft功能-quartus ii the use of nuclear generation fft ip module to achieve the 256 point fft function
fft256
- 利用quartusII提供的FFT IPcore设计的256位的FFT，并附有testbench文件-Provided by quartusII the FFT IPcore design 256 FFT with testbench file
fft16
- 256点的FFT/IFFT变换VERILOG代码核。-256-point FFT/IFFT transform VERILOG code that nuclear.
fft256_512_1024
- 基于基2的并行256，1024深度的FFT源代码verilog-Based on radix-2 FFT parallel 256,1024 depth verilog source code
FFT
- 此代码实现了利用STM32实现256点FFT的功能，效果良好-This code implements the use of STM32 with 256-point FFT function to good effect
fft256
- 利用FPGA ip核实现256点的FFT转换，用vhdL语言实现。-Use FPGA ip core to achieve the 256-point FFT conversion with vhdL language.
pipelined_fft_256
- pipelined fft/ifft 256 point ip core
pipelined_fft_256
- verilog编写的并行256点fft代码(Verilog prepared parallel 256 points fft code)
256FFT
- 256 point FFT Implemention