搜索资源列表
-
1下载：
模拟锁相环（apll）的一些simulink模型,Analog phase-locked loop (apll) some simulink model
-
-
0下载：
数字锁相环(DPLL)技术在数字通信、无线电电子学等众多领域得到了极为广泛的应用。与传统的模拟电路实现的PLL相比，DPLL具有精度高、不受温度和电压影响、环路带宽和中心频率编程可调、易于构建高阶锁相环等优点。-Digital phase-locked loop (DPLL) technology in digital communications, radio electronics, and many other fields has been extremely wide range of
-
-
0下载：
Introduction
In 2004 Octavian Florescu created the UW ASIC group. At that time, the
analog subgroup of the UW ASIC group was involved in the design of a PLL.
The topology of that PLL, which is now referred to as Phase Locked Loop
Version 1, i
-
