搜索资源列表
part5_update
- 2个4位二进制数相加的加法器件，其结果显示在七段译码器中-two four binary adder Addition of a few devices, and the results showed that in paragraph 107 of the decoder which
cla16
- verilog code 16-bit carry look-ahead adder output [15:0] sum // 相加總和 output carryout // 進位 input [15:0] A_in // 輸入A input [15:0] B_in // 輸入B input carryin // 第一級進位 C0 -verilog code16-bit carry look-ahead adderoutput [15:0] sum// sum of
lab2-2
- 4位二进制加法器，vhdl实现,外带译码器部分，清晰简洁，可读性好-4-bit binary adder, vhdl achieved decoder part of the bargain, clear and concise, readable good
jiafaqi
- 用Veriloge编的四位二进制加法器。用一个显示屏进行显示。-Veriloge series with four binary adder. With a display to display.
counter
- 带异步复位功能的8位二进制加法计数器的行为描述-With asynchronous reset counter 8-bit binary adder descr iption of the behavior
adder3
- 此源代码是基于Verilog语言的七人投票表决器 、2 个 8 位数相乘 、8 位二进制数的乘法 、同一循环的不同实现方式、使用了`include 语句的 16 位加法器 、条件编译、加法计数器中的进程、任务、测试、函数、用函数和 case语句描述的编码器、阶乘运算函数、测试程序 、顺序执行、并行执行，特别是七人投票表决器，这是我目前发现的最优的用硬件描述的源代码。-The Verilog language source code is based on the seven-vote, and
shumaguan
- 用按键控制选择6进制和9进制加法器，并用数码管显示。-Select 6 with keypad control, binary adder binary and 9, and with digital display.
suma_binaria7SEG
- binary adder on vhdl tested on xboard xilinx-binary adder on vhdl tested on xboard xilinx
adder
- 加法器是产生数的和的装置。加数和被加数为输入，和数与进位为输出的装置为半加器。若加数、被加数与低位的进位数为输入，而和数与进位为输出则为全加器。-The number of adder is produced and device. Addend and BeiJiaShu as input, and the device for output with binary for half a gal device. If BeiJiaShu and low addends, into digits
summator
- 加法器是产生数的和的装置。常用作计算机算术逻辑部件，执行逻辑操作、移位与指令调用。在电子学中，加法器是一种数位电路，其可进行数字的加法计算。在现代的电脑中，加法器存在于算术逻辑单元之中。 加法器可以用来表示各种数值，如：BCD、加三码，主要的加法器是以二进制作运算。加法器可以用组合逻辑电路实现也可以用VHDL语言实现。-Adder is generated and the number of devices. Arithmetic logic unit is used as a computer
Four-binary-adder
- 程序1：4位二进制加法计数器（EDA实验中用到的)-Four binary adder
exp1
- 加法器，基于FPGA二进制的加法器，vhdl语言-Adder, FPGA-based binary adder, vhdl language
Sum
- 4位二进制数加法器，利用拨码开关作为输入，7段数码管作为输出。-4 binary adder, using DIP switches as input, 7-segment LED as output
binary_adder_tree_vhd
- This an reconfogurable binary Adder and this is the base for another modules in vhdl
Successive-binary-adder
- Quartus环境下的逐次进位加法器的编写代码，适合初学数字逻辑设计的学习-Successive binary adder in Quartus
adder
- 用vhdl语言，在 QuartusII下，用图形输入方式，实现一个4位二进制全加器，经设备验证无错误，且运行良好-In QuartusII vhdl language, graphical input, a 4-bit binary full adder verified by the equipment error-free and running well
binary_adder_subtractor
- binary adder / subtracter in vhdl
siweijiafaqi
- 四位二进制加法器，用四个拨码开关表示四位二进制被加数，另外四个拨码开关表示四位二进制加数，进位和显示在5个数码管上。-Four-bit binary adder with four DIP switches four binary summand represents four binary addend another four DIP switches carry and display 5 digital tube.
adder
- 四位二进制串行加法器 VHDL语言 EPM240 数字逻辑实验-Four serial binary adder VHDL language EPM240 digital logic test
Four-binary-adder
- 熟悉 VHDL 语言的模块化设计，了解元件例化和打包调用语句。用 VHDL 语言设计一半加器电路，然后用元件例化（COMPONENT）语句调用两个半加器电路，用结构描述实现一个全加器。-The modular design of VHDL language familiar to understand the components and packing cases call statement. Design using VHDL half-adder circuit, and then us