搜索资源列表
FFT变换的IP核的源代码 VHDL~
- FFT变换的IP核的源代码 VHDL~-FFT IP core of the source code for VHDL ~
FFT-IP.介绍了基于FPGA的FFT实现方法
- 介绍了基于FPGA的FFT实现方法，并给出了实例程序，程序通过验证，可以直接使用,FPGA based on the realization of the FFT method, and gives examples of procedures, procedures for the adoption of authentication, can be directly used
fft_verilog.rar
- FFT IP core 源码 状态控制机,FFT IP core
Quartus_fft_ip_core.rar
- Quartus中fft ip core的使用(modelsim 仿真FFT ip core 结合QUARTUS II 联合调试),Fft ip core in Quartus use (modelsim simulation FFT ip core integration QUARTUS II Joint Commissioning)
FFT_verilog
- verilog实现的FFT变换，经硬件测试其功能与Altera的FFT IP核相近-verilog implementation FFT transform, through hardware, test its functionality with Altera' s FFT IP core similar to
fft256_CRTL
- fft ip有多种工作模式，此代码是基于burst模式下的fft控制程序！-fft ip a variety of operating modes, the code is based on the burst mode control program fft!
fft
- 基于VHDL语言编写的FFT程序，256点，旋转因子存在自己编写的ROM里面，乘法器和数据存储采用的是IP核-FFT-based program written in VHDL, 256 points, there is rotation factor which I have written the ROM, multiplier, and data storage is used in IP core
fftip
- Quartus中fft ip core的使用-Quartus in the use of fft ip core
fft_32K
- This example describes a 32K-point fast Fourier transform using the Altera FFT IP MegaCore. 描述了一个32K的点快速傅立叶变换（FFT） 。
fftip
- 2008-2009年优秀硕士论文之：基于FPGA的高性能32位浮点FFT IP核的开发-Outstanding Master' s thesis 2008-2009: FPGA-based high-performance 32-bit floating-point FFT IP core development
fft_2011_3_23(COMPLETE-FFT1024)
- VERILOG FFT IP核调用，以及其控制文件-VERILOG FFT IP core call, as well as its control file
fft_ug
- altera的FFT IP核的用户手册，介绍了如何使用ALTERA IP核生成FFT核，如何设置参数并讲述了如何仿真，适用于通信方面的FPGA设计工程师，学生。-altera' s FFT IP core user manual describes how to use the ALTERA IP core generated FFT core, how to set parameters and describes how to simulate, for communications, FP
FFT
- verilog 实现FFT IP核的控制，借鉴给需要学习的朋友-verilog achieve FFT IP core control, reference to the need to learn a friend
FFT-module
- IP CORE ：FFT模块使用方法，内含源代码，希望对大家有帮助。-IP CORE: FFT module use, including source code, we want to help.
fft256
- quartus ii 中利用ip核生成fft模块，实现256点fft功能-quartus ii the use of nuclear generation fft ip module to achieve the 256 point fft function
vhdl-fft-core
- FFT ip core，fft信号处理模块， VHDL语言编写-FFT ip core
FFT-IPCORE
- QUARTUSII FFT的IP核，用VHDL实现。-QUARTUSII FFT IP core using VHDL implementation.
FFT-IP-CORE--of-Quartus
- Quartus中fft ip core的使用一点心得，希望对大家有所帮助。-The Quartus fft the ip core to use a little experience, we hope to help.
fft-ip-core
- 通过调用ISE中的fft IPcore实现了fft计算，输入数据通过textio从文本文件读入，处理后的数据再读入文本中。由于数据精度问题，与MATLAB计算的结果存在一定的误差-By calling the ISE of FFT IPcore implements the FFT computation, the input data through textio read a text file, after processing the data to read the text aga
ctrl_fft
- fpga中fft ip 核 流模式控制程序，（状态机）(fft_crtl the control masine of fft in fpga)