搜索资源列表
usb1.1phy
- USB 1.1 PHY的代码,verilog语言 USB 1.1 PHY的代码,verilog语言-USB 1.1 PHY code, verilog language USB 1.1 PHY code, verilog language
usb11_systemc
- USB 1.1 PHY的代码,systemc语言 USB 1.1 PHY的代码,systemc语言,包括基于systemc语言的testbench ,和相关的doc文档-USB 1.1 PHY code systemc language USB 1.1 PHY code, systemc languages, including systemc based testbench language, doc and related documents
目前以太网PHY芯片是通过总线MDC/MDIO
- 目前以太网PHY芯片是通过总线MDC/MDIO,但是基本上是通过MAC芯片直接管理的,本代码实现了通过FPGA管理PHY。即由FPGA完成MII管理,At present, Ethernet PHY chip through the bus MDC/MDIO, but basically through the direct management of MAC chip, the code through the FPGA implementation management PHY. FPGA
usb_phy.tar
- Very simple USB 1.1 PHY. Includes all the goodies: serial/parallel conversion, bit stuffing/unstuffing, NRZI encoding decoding. Uses a simplified UTMI interface. Currently doesn t do any error checking in the RX section [should probably check f
sata_device_model
- sata_device_model,对做硬盘控制器的朋友有帮助-sata_device_model, to make the hard disk controller has a friend help
mdio
- MDIO verilog RTL代码,SOC可以通过MDIO接口来访问外部PHY等慢速外设-MDIO verilog RTL code
mdio
- cpu与phy通信,让cpu能读写phy芯片,实现通信-cpu communication with phy
MAC
- Verilog code for MAC
usb_latest.tar
- 用VHDL语言编写的USB 2.0IP核。USB 2.0的传输速率是高速率480 Mb/s,需要再外扩一个PHY。-This is a USB 2.0 compliant core,USB 2.0 allows data transfers of 480 Mb/s. Because of the high interface speed, an external PHY will be required with this core.
m-mtip-10_100_1000_ethermac
- 10/100 0M以太网MAC解决方案,是IP核的相关说明,利用ALTERA的FPGA设计,QUARTUS软件为开发平台。-10/100/1000M Ethernet MAC solution is the IP core instructions, using ALTERA' s FPGA design, QUARTUS software development platform.
interleaver
- interleaver for wi max phy
DX-PHY
- ddr phy design spec and example-ddr phy design spec and example!!
ofdmbaseband
- the OFDM PHY is adaptive therefore it supports multiple schemes BPSK, QPSK, 16-QAM and 64-QAM for data carriers’ modulation. The constellation diagrams are gray mapped and shows the magnitudes I and Q (In-phase and Quadrature) components of e
smii_latest.tar
- SMII接口的mac控制器,通过测试。使用verilog语言!-The Serial Media Independent Interface, SMMI, is a low pin count version of the MII normally used between ethernet MAC and PHY. The Serial Media Independent Interface (SMII) is designed to satisfy the following r
USB_IP-CORE-design
- USB2.0的IP核,需要添加额外的PHY模块,使用Verilog语言编写-USB2.0 IP core, you need to add additional PHY module, using the Verilog language
88E1111_full
- 88E1111 千兆phy完整资料,如果做千兆应用可以看着个资料。 非常详细-88E1111 Gigabit phy complete information, if the application can be done looking at a Gigabit data. Very detailed
check_net_test
- 用来检查FPGA通过PHY发送数据时是否有掉帧的现象-FPGA is used to check whether the PHY sends the data out of the frame with the phenomenon of
scrambler-wimax
- This package contains synthesizable VHDL codes for scramber/descrambler module for IEEE 802.16 WiMAX PHY layer.
MII
- 以太网MII芯片配置接口的VHDL设计,配置PHY芯片的模块设计-Ethernet MII chip configuration interface VHDL design, configuration PHY chip module design
PHY_forPCIE
- PHY相关的用法,主要用于PCIE结构下的说明(PHY Interface for the PCI ExpressTM Architecture)