搜索资源列表
xapp248
- the document is related to video transmission and serial digirtal interface (SDI) standard which describes how to transport standard-definition digital video serially over coax cable
xapp250-(2)
- the document is related to video transmission and serial digirtal interface (SDI) standard which describes how to transport standard-definition digital video serially over coax cable
xapp288_SDI-decoder
- the document is related to video transmission and serial digirtal interface (SDI) standard which describes how to transport standard-definition digital video serially over coax cable
xapp298_SDI-encoder
- the document is related to video transmission and serial digirtal interface (SDI) standard which describes how to transport standard-definition digital video serially over coax cable
tst_saa7113h
- 飞利浦的视频解码芯片SAA7113H的Verilog控制源代码，该源代码加入了SRAM和DSP，很值得参考-The Verilog control code of Philips video decoder chip SAA7113H , the source code combine the interface of SRAM and DSP, it is worth considering
FPGA-SOPC-
- FPGA SOPC 视频图像处理...基于FPGA和SOPC的视频图像处理系统的研究 应芳琴 【摘要】：介绍... 1本项目研究的理论与实际意义近年来,视频图像处理系统以实时性强-Video image processing ... FPGA SOPC and SOPC FPGA-based video image processing system studies should fang Qin Abstract: Introduction ... a project of the theor
FaceR_PlatForm
- 在Quartus6.0环境下，通过GPIO实现视频图像的采集，视频图像存储在自己编写的sram模块中-In Quartus6.0 environment, through GPIO collection of video images, video images are stored in their own modules written in sram
7121
- SAA7121初始化文件,用于视频图像输出.-SAA7121 initialization files for video output.
vehicle-mounted-display-system
- 倒车影像系统FPGA设计，基于ALTERA的NIOS系统的车载显示系统(车载摄像头和TFT显示器)设计源代码，集成仿真环境QUARTUS II7.0及NIOS 7.0,高等级版本可兼容-Reversing video system FPGA design, based on ALTERA NIOS system of vehicle display system (Car Camera and TFT displays) design source code, integrated simula
coder-decoder
- 基于FPGA的8路并行数据加2路视频数据的编解码-FPGA-based 8-way parallel data plus 2 video encoding and decoding of data
S13_VIDEO_IN_S_VIDEO
- verilog语言，video程序。需要的-verilog+ vidio
vga_lcd_latest.tar
- vga lcd 控制器 24位VGA控制，支持12位DVI协议-This embedded VGA core capable of driving CRT and LCD displays. It supports user programmable resolutions and video timings, which are limited only by the available WISHBONE bandwidth. Making it compatible with almost
1
- 基于FPGA的MP3音频解码的研究，FPGA实现硬件音视频解码相对于MCU有着独特的优势，目前主流播放芯片都是采用硬件解码加MCU控制的结构-FPGA-based study of the MP3 audio decoding, FPGA hardware audio and video decoding relative to the MCU has a unique advantage, and are based on the current mainstream hardware dec
CX25836_7
- Single-Chip Video Decoder
BT868_869
- Flicker-Free Video Encoder
dffff
- 数字钟程序可以，且有复位键实现时钟清零。为verilog程序-c51 microcontroller Guo Tianxiang video code. Inside a powerful, thank you for your use
DSP_FPGA
- Video Processing ！视频图像处理文档-Video Processing PDF
MPEG2_Verilog
- MPEG2视频压缩编码(Verilog实现 Modelsim仿真通过-MPEG2 video coding (Verilog Modelsim simulation to achieve through
div_2
- 2分频代码，用于4路视频AD采样。原时钟为25M-2 frequency code for the 4-way video AD sample. The original clock is 25M
20110301151907
- ：为解决现有视频监控系统中目标检测算法无法应付复杂的室外环境且计算量和存储量较大等问题，将像素从RGB 空间转换到YUV 空间建立基于码本的背景模型，并单独对每个码字中的亮度分量进行高斯建模，提取运动目标的轮廓后，用连通区域算法对图像进行形态 学处理。典型测试序列和ROC 数据的对比实验结果证明该算法是高效和实用的，且易于在DSP 或FPGA 等嵌入式系统上实时实现。-】In order to solve the problems that the existing motion det