搜索资源列表
Counter8bit
- This is an 8 bit Up Counter coded using Verilog HDL. Bus width can be edited to your desired specs.
Accumulator
- An 8-bit Accumulator with an adder module in Verilog HDL. You can change the bus width decoding the adder.
UpDownCounter
- This is an Up Down Counter coded in Verilog HDL. You can edit the bus width of this.
VGA1
- 这是我自己的一个流水灯的设计编程 在ise10.1环境下做的Verilog编程 用Spartan3E basys2开发板可以实现八个led灯的循环 有一个复位rst 设计关键是分频器的设计 这里运用的是d触发器实现50MHz的50M分频-This is my own design of a light water program in ise10.1 do Verilog programming environment with Spartan3E basys2 development bo
fp_prj
- 分频器,Verilog语音编写,quartus仿真过,可以利用使蜂鸣器发生-Frequency divider, Verilog speech writing, quartus simulation, can make use of the buzzer
11-Verilogblock
- verilog 阻塞幅值和非阻塞赋值的区别讲的不错,可用看看,对初学者很有帮助。-Verilog blocking amplitude and non-blocking assignment about the difference between a good, can be used to see, is very helpful for beginners.
Ch7
- 《Verilog HDL数字系统设计及仿真》第七章可综合模型设计源代码-" Verilog HDL design and simulation of digital systems," Chapter VII of the source code can be integrated model design
clock_display
- 自己用verilog语言编写的数字钟程序,能在Alter公司的DE0板上完美运行,能时间计时,日期,闹钟,秒表的功能。 欢迎交流学习。-The digital clock program which developed by verilog language can run at Alter DE0 board, to the time time, date, alarm clock, stopwatch function.
Norflash
- 用verilog hdl写的Norflash控制器,可实现单字节读写,扇区擦除。-Norflash controller edit by Verilog hdl,it can read or write by Byte,or erase the sector.
sram_test_OK
- 主要是基于FPGA(EP2C8Q208I8)下的SRAM驱动,SRAM型号为IS61LV25616,程序语言为Verilog,开发环境为quartusII 7.0,为一工程,可直接下载到FPGA中,含电路图-Mainly based on FPGA (EP2C8Q208I8) driving under the SRAM, SRAM model IS61LV25616, programming language for Verilog, a development environment for
fsmc_ad9215
- 主要是基于FPGA(EP2C8Q208I8)下的高速AD9215驱动,程序语言为Verilog,开发环境为quartusII 7.0,为一工程,可直接下载到FPGA中,含电路图-Mainly based on the high-speed AD9215 FPGA (EP2C8Q208I8) under the driver, the programming language for Verilog, a development environment for quartusII 7.0, for
cpu_1
- 用verilog设计五级CPU的框架,需要自己另行补充指令,可作为学生作业和训练内容-Five CPU with verilog design framework, needs its own separate supplemental instruction can be used as student assignments and training content
clk_div_N
- 程序可以实现时钟的任意偶数分频,使用Verilog语言编写。在quartus ii中得到验证并进行了仿真-Program can be any even divided clock using Verilog language. Been verified in quartus ii and simulation
UART_FPGA
- 可以多波特率设置,奇偶校验可以设置,verilog编写,经过调试成功的串口模块-Baud rate settings can be more, parity can be set, verilog written after the successful commissioning of the serial module
SPI
- 一种基于FPGA,Verilog语言的SPI总线实现方式,顶层添加自己想要传输的内容到相应的地址就行,百分百可以。-Based FPGA, SPI bus implementations Verilog language, the top add your own content you want to transfer to the appropriate address on the line, can be hundred percent.
data_switch
- verilog 实现15bit数据与176bit数据间的相互转换,可根据此代码作一定的修改,可以实现其他位宽数据的转换-verilog to achieve mutual conversion between 15bit data with 176bit data can make certain changes based on this code, you can achieve the conversion of other bit-wide data
i2c_slave
- Verilog实现的i2c从设备仿真模型,只需修改控制码就可直接使用,自用-Verilog implementations i2c slave device simulation models, simply modify the control code can be used directly, for personal use
I2C
- Verilog语言实现I2C通信功能,可直接作为模块用于自己工程中。-Verilog language I2C communication functions can be used directly as a module for their own projects.
modulo-2^n-2^k-1-adder
- 用Verilong语言编写的模2^n-2^k-1加法器,该加法器多用于基于余数系统的蒙哥马利模乘运算。 -Implementation of modulo 2^n-2^k-1 adder Using Verilog.This adder can be use for RNS Montgomery Multiplication
Posedge-Detection-Circuit
- Verilog脉冲边沿检查,此代码包含完整的工程,利用quartus软件可以直接运行仿真。-Verilog edge of pulse examination, this code contains the complete engineering, quartus software can be used to directly run the simulation.