搜索资源列表
-
0下载:
HS162-4字符液晶显示控制源程序,使用Verilog硬件描述语言进行编程-HS162-4 character liquid crystal display control source, the use of Verilog hardware descr iption language programming
-
-
0下载:
使用VHDL语言编程,烧录在芯片运行的倒数5秒响4声短铃最后一声长音的数字钟,The use of VHDL language programming, burn in the chip to run the last 5 seconds short bell ring 4 final say sound a long tone of digital clock
-
-
1下载:
采用Quatus II编译环境,使用Verilog HDL语言编写实现了五段流水线CPU。
能够完成以下二十二条指令(均不考虑虚拟地址和Cache,并且默认为小端方式):
add rd,rs,rt addu rd,rs,rt addi rt,rs,imm addiu rt,rs,imm sub rd,rs,rt
subu rd,rs,rt nor rd,rs,rt xori rt,rs,imm clo rd,rs clz rd,rs
slt rd,rs,rt sltu rd,
-
-
0下载:
基于bpsk的vhdl语言编程与性能仿真-Based on the vhdl language bpsk programming and performance simulation
-
-
0下载:
freescale 08系列单片机开发及c语言编程简介-freescale 08 Series single-chip development and c language programming brief introduction
-
-
0下载:
桶形移位器,运用Verilog语言,编程实现,仿真正确,顺利执行。-Barrel shifter, the use of Verilog language, programming, simulation is correct, the successful implementation.
-
-
0下载:
做的等精度频率计,采用等精度测量原理,即利用双计数器“相关计数”和“硬件同步分频”实现高低频率的等精度的测量。用FPGA实现频率测量、周期测量、时间间隔测量、相位测量及脉冲宽度的测量。所有的测量功能都由VHDL语言编程实现。-I do other precision frequency meter, use and other precision measuring principle, namely the use of dual-counter " related counts&qu
-
-
1下载:
这是一个使用matlab语言来实现FPGA的DSP算法的例子。主要是针对xilinx的FPGA芯片。这是一种比较新的编程方法,让matlab工程师也能快速的进行硬件编程。-This is a language to use matlab to implement FPGA-DSP algorithm for example. Mainly aimed at xilinx FPGA-chip. This is a relatively new programming method, so that
-
-
0下载:
该教程比较详细的介绍了VHDL语言,对其语法的使用,编程中的技巧由浅到深的进行介绍,并且给出了90个VHDL源代码,其中包括测试程序、各功能测试代码等。由于文档为pdg格式,在PDG Reader文件夹中给出该阅读器。-The tutorial more detailed introduction to the VHDL language, its syntax, the use of programming techniques from shallow to deep, are introd
-
-
0下载:
LDPC码校验节点(checknode)进行奇偶校验方程时的vhdl编程,硬件语言实现-LDPC check nodes (checknode) carried out at the time of parity equation VHDL programming, hardware language
-
-
0下载:
用硬件描述语言编程实现减法器,实现两个操作数的减法-Using hardware descr iption language programming subtraction, and the achievement of the two operands of the subtraction
-
-
0下载:
精通verilog HDL语言编程源码之2--常用乘法器设计-Proficient in verilog HDL source language programming of 2- Common Multiplier
-
-
0下载:
精通verilog HDL语言编程源码之5--CIC积分梳状滤波器设计-Proficient in verilog HDL source language programming of 5- CIC Integrator Comb Filter Design
-
-
0下载:
精通verilog HDL语言编程源码之6--CORDIC数字计算机的设计-Proficient in language programming verilog HDL source of 6- CORDIC digital computer design
-
-
0下载:
FPGA上浮点算法的实现,用VHDL语言编程-FPGA on the realization of floating-point arithmetic, using VHDL language programming
-
-
0下载:
采用vhdl语言编程,基于quartus平台的三角波仿真。-Using VHDL language programming, based on the Quartus triangular wave simulation platform.
-
-
0下载:
本程序是在传输流传输过程中对节目时钟字段进行检测与修改,采用Verilog HDL 语言进行编程。-This procedure is in the transport stream during transmission of program the clock to carry out field testing and modification, using Verilog HDL language programming.
-
-
0下载:
本书基于VHDL硬件电路语言编程与实际应用技巧,通过实例介绍VHDL-The book based on the VHDL hardware language programming and the practical application of skills, through an example VHDL
-
-
0下载:
:介绍了基于FPGA的FIR数字滤波器的设计与实现,该设计利用Matlab工具箱设计窗函数计算FIR滤波器系数,并通过VHDL层次化设计方法,同时FPGA与单片机有机结合,采用C51及VHDL语言模块化的设计思想及进行优化编程,有效实现了键盘可设置参数及LCD显示。结果表明此实现结构能进一步完善数据的快速处理和有效控制,提高了设计的灵活性、可靠性和功能的可扩展性。
-: This paper presents FPGA-based FIR digital filter design and
-
-
1下载:
一种用VHDL语言描述的浮点前规格化的源代码编程-VHDL language used to describe a floating-point before the standardized programming source code
-