A controller for DDR2 on FPGA with vhdl, content testbench, model and textfile-generation/data-detection using python.

PID feedback controller project for USRP1 boards (FPGA with a convenient analog front manufactured by ettus research). Implements a bitstream as well as python-based user interface.