CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程 搜索资源 - red black

搜索资源列表

  1. ASCI_TRAFFIC_LIGHT

    0下载:
  2. 用VERLOG实现交通灯程序,有红绿两种灯,绿灯到红灯,路灯闪10秒,可以调整红绿灯持续时间-VERLOG achieve with traffic lights procedures, two black lights, the green light to red lights, flashing lights for 10 seconds, can be adjusted duration of traffic lights
  3. 所属分类:VHDL编程

    • 发布日期:2008-10-13
    • 文件大小:965byte
    • 提供者:王天
  1. DRIVER

    0下载:
  2. 用于驱动800*600 LCOS的代码,使其显示红、绿、蓝、白、黑、网格线等图片-Used to drive 800* 600 LCOS code to display the red, green, blue, white, black, grid lines, and pictures
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-01
    • 文件大小:2.13kb
    • 提供者:胡明
  1. VGA

    0下载:
  2. 在VGA显示器上可以看到纵向上红、绿、黄、黑相间的彩色条纹,横向上蓝、黑相间的彩色条纹。-VGA monitor can be seen on the vertical color stripes of red, green, yellow, black and white, horizontal blue, black and white color stripes
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-04
    • 文件大小:14.64kb
    • 提供者:chen
  1. alarm

    0下载:
  2. The red arrow showed the output became 8 when the measured temperature changed to 11°C. As shown by black arrow, the maximum output was 28. The program was run according to the proposed method.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-05
    • 文件大小:99.43kb
    • 提供者:jayjay
  1. comp

    0下载:
  2. The red arrow showed the output became 8 when the measured temperature changed to 11°C. As shown by black arrow, the maximum output was 28. The program was run according to the proposed method.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-04
    • 文件大小:111.97kb
    • 提供者:jayjay
  1. curtain

    0下载:
  2. The red arrow showed the output became 8 when the measured temperature changed to 11°C. As shown by black arrow, the maximum output was 28. The program was run according to the proposed method.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-30
    • 文件大小:112.49kb
    • 提供者:jayjay
  1. lighting

    0下载:
  2. The red arrow showed the output became 8 when the measured temperature changed to 11°C. As shown by black arrow, the maximum output was 28. The program was run according to the proposed method.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-06
    • 文件大小:89.3kb
    • 提供者:jayjay
  1. modulated_gen

    0下载:
  2. The red arrow showed the output became 8 when the measured temperature changed to 11°C. As shown by black arrow, the maximum output was 28. The program was run according to the proposed method.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-17
    • 文件大小:182.62kb
    • 提供者:jayjay
  1. HSD_070PFW3(P0703)

    0下载:
  2. 瀚彩P0703模组,FPGA驱动代码,画面:黑、白、红、绿、蓝、棋盘格-Han Choi P0703 modules, FPGA driver code, the screen: black, white, red, green, blue, checkerboard
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-05-12
    • 文件大小:2.6mb
    • 提供者:xiaopingwen
搜珍网 www.dssz.com