硕士论文，viterbi译码器的低功耗设计，最后附带源码，VHDL-master's thesis, Viterbi Decoder low-power design, the final collateral source, VHDL

viterbi译码器（2.1.7），里面什么都有，测试模块，编码模块和译码模块-Viterbi Decoder (2.1.7), which has everything, testing modules, Encoding and decoding module module