搜索资源列表
-
0下载：
WAILI is a wavelet transform library, Uses integer wavelet transforms based on the lifting Scheme, Provides various wavelet transforms of the Cohen-Daubechies-Feauveau family of biorthogonal
wavelets.-WAILI is a wavelet transform library, Uses inte
-
-
0下载：
A collection of functions is presented which includes 2nd generation wavelet decomposition and reconstruction tools for images as well as functions for the computation of moment invariants. The wavelet schemes rely on the lifting scheme of Sweldens.
-
-
0下载：
此程序为完全提升格式小波变换，所谓完全是指，在最后的拉伸变换，也进行了提升分解，分解成了三个提升结构-This program is completely lifting scheme wavelet transform, the so-called complete means that conversion in the final stretch, also carried out to enhance decomposition, decomposed into three Lift
-
-
0下载：
进行二维小波提升算法，其中包括D9/7和D5/3两种提升滤波器的算法，使用方法可仿效算法中的例子程序-Two-dimensional wavelet lifting scheme, including D9/7 and D5/3 of two filter algorithms to enhance the use of methods to follow the example program algorithm
-
-
0下载：
小波分析matlab程序,包含各种小波提升方案，以及小波提升的应用-Wavelet analysis matlab program includes a variety of wavelet lifting scheme, and the application of wavelet lifting
-
-
0下载：
小波变换提升格式详细功能、包含内容说明,希望你会喜欢。-It is a file about the most wonderful and niubility wavelete transform lifting scheme which is for your mother.
-
-
0下载：
具有提升分解结构的整数离散变换，可用于基于提升格式的小波变换设计。-Enhance the breakdown structure of the integers with the discrete transform can be used for wavelet transform based on lifting scheme design.
-
-
0下载：
使用VC++实现了基于9/7小波提升算法的SPIHT编码算法。-SPIHT coding algorithm based on the 9/7 lifting scheme
-
-
0下载：
提升小波源代码，可直接用于matlab编程，具有许多优良特性：结构简单、运算量低、原位运算、节省存储空间、逆变化可以直接反转实现，以及可逆的整数到整数变换。-The wavelet lifting scheme under matlab.It has many features:simple structure,little caculation scalar,computing at the original place,little storation,directily anti-conv
-
-
1下载：
图像压缩是图像处理中的一个重要课题，在减少图像尺寸以实时传输和存储方面起着非常重要的作用。许多标准推荐使用DWT进行图像压缩。DWT的计算复杂度对基于DWT的图像压缩算法的实时使用提出了重大挑战。在本文中，我们提出了一种改进的提升方案来计算近似和详细的DWT系数。修正的方程使用右移运算符和6位乘法器。计算中的层级减少到一个，从而最小化延迟和增加吞吐量。ViTEX-5 FPGA上实现的设计工作在180 MHz，功耗小于1W的功率。该设计占用了FPGA上不到1的LUT资源。所开发的体系结构适合于FP
-
