搜索资源列表
dct_p
- 这是用VHDL语言(硬件描述语言)写的一个二维 8*8块的离散余弦变换(DCT)以及反变换(IDCT).全同步设计,低门数.可以用于多媒体及打印应用领域.-VHDL (hardware descr iption language) wrote a two-dimensional 8 * 8 discrete cosine transform (D CT) and the anti-transform (IDCT). fully synchronous design, low gate cou
usb(FPGA)
- 基于FPGA的usb程序，采用VHDL语言编写。 开发环境为ISE或者MAXPLUS2。-FPGA-based usb procedures, using VHDL language. Development Environment for the ISE or MAXPLUS2.
trivium.rar
- 这是trivium算法的随机数实现，用VHDL语言写成。可以稳定的产生随机数。,Trivium algorithm which is the realization of the random number, using VHDL language. The emergence of a stable random number.
dft
- verilog语言实在点变换DFT源代码，可以配合软核或者其他CPU进行综合FFT变换，也可以单独使用生成module！-verilog language is point FFT transform source code, can tie in with the soft-core CPU, or other integrated FFT transform, it can be used to generate module!
FFT(VHDL)
- 数字信号处理fft算法计算，用fpga开发，vhdl语言写成-Digital signal processing fft algorithm using FPGA development, vhdl language
DESHTM
- 用VHDL语言实现了DES加密算法，其中包含了测试程序，能够进行仿真。-Using VHDL language implementation of the DES encryption algorithm, which contains the test procedures can be simulated.
cordic_atan
- 用verilog语言实现计算反正切函数，在软件无线电中解调PM/FM中使用的尤为频繁。上传的压缩包是modelsim工程，基于6.5c,里边包含一个完整的PM波产生以及解调过程的matlab文件仿真，并取其中间的I和Q支路做为verilog文件的输入，并将其借条输出与MATLAB实际解调输出作比较。 鉴相器的设计基于CORDIC算法，其精度取决于迭代的深度。由于工程实际运用只需要解调出atan值，并不需要绝对的值，所以并没有给予加权，需要的同学可以自己加上。-Calculated usin
VHDLcode
- vhdl语言的程序合集，有很多好的程序。非常实用-vhdl language program collection, there are many good programs. Very useful
VHDL
- vhdl的一些小的应用等多个小例子 可供大家初步了解其编程的语言-VHDL small application in many small examples can be used as a preliminary understanding of the programming language
yingyu
- 利用VHDL语言编程来实现对三层电的梯控制程序。-The use of VHDL language programming to achieve the three electric elevator control procedures.
fpga_2014_flappy_bird
- 用VHDL语言写了个FLAPPY_BIRD的程序，利用板子与屏幕可以运行游戏-VHDL language to write a program FLAPPY_BIRD by the board and the screen can run the game
8.9 ASK调制与解调VHDL程序及仿真
- ASK调制VHDL程序及仿真，功能：基于VHDL硬件描述语言，对基带信号进行ASK振幅调制(ASK modulation VHDL program and simulation, function: Based on the VHDL hardware descr iption language, the baseband signal is ASK amplitude modulation)
8.10 FSK调制与解调VHDL程序及仿真
- FSK调制与解调VHDL程序及仿真，功能：基于VHDL硬件描述语言，对基带信号进行FSK调制(FSK modulation and demodulation VHDL program and simulation, function: Based on the VHDL hardware descr iption language, the baseband signal is modulated by FSK)