hex到asic,以及asic到hex的verilog转换模块，全组合逻辑，单周期完成。-hex to asic, as well as the asic to the hex of the verilog conversion module, the whole combination of logic, single-cycle completion.