用verilog代码实现JPEG压缩编码过程中的DCT模块，用移位加法实现了乘法-Verilog code using JPEG compression encoding process to achieve the DCT module, with the shift to achieve the multiplication addition

vhdl code for aes 128 bit

design and implementation of aes algorithm of field programmable gate array with vhdl