搜索资源列表
T2_USB_IN
- CY7C68013A提供的端口FIFO的读写操作，与普通FIFO读写操作方式一样。CY7C68013A为每个端口提供了“空”标志、“满”标志和“ 可编程级”标志。FPGA检测这些信号，用于控制读写的过程-CY7C68013A available port FIFO read and write operations, and general FIFO read and write operations the same way. CY7C68013A for each port provide
fifo_ram
- 同步fifo， 基于FPGA的VHDL编程，已调试。-fifo-ram
FIFO
- FPGA内部FIFO存储器设计的vHdl源代码-FPGA internal FIFO memory design vHdl source code
SDRAM_FPGA
- 这个是SDRAM的控制程序，包括包括UART和FIFO模块，适合FPGA开发人员看，也适合初学者学习。-This is the SDRAM control procedures, including including UART and FIFO module, suitable for FPGA developers look, but also suitable for beginners to learn.
rd_wr_fifo_tb
- 68013 slave fifo 读写测试程序 fpga开发-68013 slave fifo
FIFO
- FIFO读写操作，quartusII VHDL IP FPGA-FIFO VHDL IP FPGA
Accelerometer_AIs_RT
- cRIO FPGA example with FIFOs. Demonstration of fast data streaming through fifo. The FPGA Templates section has one template for Delta Sigma based modules and one template for SAR based modules. Under the FPGA target you will also find the DMA Channe