搜索资源列表
jfq
- 加法器是实现两个二进制数相加运算的 基本单元电路。8 位加法器就是实现两个8 位 二进制相加,同时加上低位进位的运算电路。-Adder is to achieve the sum of two binary computing the basic unit of the circuit. 8-bit adder is to realize the sum of two 8-bit binary, at the same time together with the low binary
afulladder
- 1位全加器 可以进行1位的二进制码的加法 想进行改进 改为4位或8位的全加器代码-A full adder can be an addition of the binary code would be changed to improve the 4 or 8-bit full adder code
ADD
- 加法器，实现了基本的二进制加法，带有进位-Adder to achieve the basic binary addition with carry
FOURBITRIPPLECARRYADDER
- four bit ripple carry adder implented in 3 models of vhdl-four bit ripple carry adder implented in 3 models of vhdl
modified-booth-algorithm
- this document describe method of binary multiplication of signed and unsigned integer. it represent also the booth algorithm wich compounded with shift and adder blocks this optimise the comsumption of the alu
serial-adder
- VHDL code for adding two hard-coded 8-bit binary numbers
test_bench_8bitserialadder
- testbench for 8 bit serial binary adder
Four-serial-binary-adder
- 用Quartus II软件原理图编写四位串行二进制加法器-Principle of Quartus II software, written in four serial binary adder
cny24
- 24进制加法计数器适用于vhdl和quartus-24 binary adder vhdl counter applied and quartus
ieeepapers
- An efficient approach for designing a reversible fault tolerant n-bit carry look-ahead adder Architecture of adders based on speed, area and power dissipation Design of high speed hybrid carry select adder High speed Dual Mode Logic Carry Look