用case 语句描述的4 选1 MUX源代码程序实现-case4（1） ，VHDL&verilog

Mux design in Verilog

verilog code for 2:1 mux. this explores and gives an understanding of behavioral code for mux. This can be helpful in understanding the implementation of combinatorial circuits in verilog