搜索资源列表
Verilog+lab+3+-+HTN+lab+2
- a lab by vhdl, let discover and enjoy it now
eda-verilog-report
- EDA的实验报告，有六个入门级实验，写得比较详细，方便大家学习，传阅-EDA lab reports, there are six entry-level experiment, written in more detail, to facilitate learning, circulated
lab-1-ALU-design-with-Verilog-HDL
- cpu设计的运算器部分verilog代码，实验资料，包括原理和代码，在modelsim仿真通过-CPU design arithmetic unit part of the verilog code, experimental data, including the principle and code, through the modelsim simulation
lab-2-Memery-design-with-VerilogHDL
- 用verilog 编写的32位存储器代码，modusim仿真通过，包括原理图和代码，以实验报告形式写出-32-bit memory code written in verilog, through modusim simulation, including the principle diagram and code, in the form of a lab report write
lab3controler-design-with-Verilog
- 用veriloghdl 编写的控制器代码，modusim仿真通过，包括原理图和代码，以实验报告形式写出-Controller code, written in veriloghdl modusim simulation through, including the principle diagram and code, in the form of a lab report write
lab-4-cpu-design-with-Verilog-HDL
- 用veriloghdl 编写的cpu代码，modusim仿真通过，包括原理图和代码，以实验报告形式写出-CPU code, written in veriloghdl modusim simulation through, including the principle diagram and code, in the form of a lab report write
1
- Verilog Code By sivanantham and sakthivel Lab assignment-xor gate Do not forget to thank
2
- Verilog Code By sivanantham and sakthivel Lab assignment-xor gate Do not forget to thank
3
- Verilog Code By sivanantham and sakthivel Lab assignment-xor gate Do not forget to thank
4
- Verilog Code By sivanantham and sakthivel Lab assignment-xor gate Do not forget to thank
5
- Verilog Code By sivanantham and sakthivel Lab assignment-xor gate Do not forget to thank
LAB3_HDL
- Code Verilog HDL LAB 3 UIT
part1FSM
- Verilog implementation of a Finite state machine. Part1 of lab 7 altera de2115 lab. -Verilog implementation of a Finite state machine. Part1 of lab 7 altera de2115 lab.
Lab1_Skeleton.tar
- adder verilog lab 1 assignment
VLSI LAB Q8toQ18
- verilogprogrammescode