搜索资源列表
VerilogHDL_p2s_s2p
- 在微型计算机系统中, CPU与外部的基本通信方式有两种,一种是并行通信即数据的各位同 时传送,其优点是传输速度较快,但数据有多少位就需要多少条传送线 而串行通信中数据一位一位顺序传 送,能节省传送线. 用Verilog HDL语言实现了串并、并串通信接口之间的转换
DDDC
- 采用FPGA中的Verilog编程语言实现无线通信中数字上变频的功能-Using the FPGA Verilog programming language on the conversion of digital wireless communication function
ddc
- 随着数模转换器硬件的快速发展和DSP处理能力及处理速度的逐步提高，软件无线电技术在商用和军用无线电通信领域也越来越显示出其强大的吸引力。本文研究的高速中频采样和数字下变频技术是目前蓬勃发展的软件无线电领域的两项关键技术。-As advances in technology provide increasingly faster and less expensive digital hardware, more of the traditionally analog functions of a
FPGA_uart
- verilog 编写的FPGA串口通信的代码，可实现串口的收发操作-FPGA serial communication code written in verilog serial transceiver operation
UART
- 基于ISE 用verilog编写的uart串口通信源码-Based on the ISE written in verilog uart serial communication source code
verilog-uart
- UART（Universal Asynchronous Receiver Transmitter，通用异步收发器）是广泛使用的异步串行数据通信协议。下面首先介绍UART硬件接口及电平转换电路，分析UART的传输时序并利用Verilog HDL语言进行建模与仿真，最后通过开发板与PC相连进行RS-232通信来测试UART收发器的正确性。-UART (Universal Asynchronous Receiver Transmitter, Universal Asynchronous Receive
How-to-leanr-verilog
- Verilog 程序的学习，Verilog是通信工程专业学生经常使用的一种仿真程序-Verilog program of study, Verilog is a simulation program communication engineering students often use
interleaver
- 移动通信中信道编码交织器的 Verilog hdl 实现-Verilog hdl mobile communication channel coding interleaver implementations
turbo_encode
- 移动通信技术中信道编码的并串转换的Verilog hdl 实现-Channel coding of mobile communication technology and the string conversion of Verilog hdl realization
ldpc
- 移动通信技术中信道编码的LDPC码的Verilog hdl 实现-Verilog hdl channel coding of mobile communication technology to achieve LDPC codes
MS_LDPC
- 移动通信技术中信道编码的LDPC码的译码Verilog hdl 实现-Decoding Verilog hdl channel coding of mobile communication technology to achieve LDPC codes
vnp
- 移动通信技术中信道编码的LDPC码的VNP的Verilog hdl 实现-Channel coding of mobile communication technology LDPC code VNP realization of Verilog hdl
chuanb
- 这是紫外光大气通信PPM方法调制设计系统中的串并装换程序，用Verilog设计并编译成功，希望对大家有帮助-The method of ultraviolet communication atmosphere PPM modulation design system of string and put in procedures, using Verilog design and compile successfully, I hope it can help you