A new PLL topology and a new simplified linear model are presented. The new fractional-N synthesizer presents no reference spurs and lowers the overall phase noise, thanks to the presence of a SampleJHold block. With a new simulation methodology it i

phase-locked loop is an electronic circuit that constantly adjusts to compare and match the phases of output and input signals