CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 文档资料 软件工程 搜索资源 - pll divider frequency

搜索资源列表

  1. fec_code

    0下载:
  2. The Slow Peripherals Clock Group includes the McBSPs, I2C, and the UART. The input clock to this clock group is taken the output of divider 2 (D2). by default, the divider is set to divide its input clock by four, but the divide value can be chan
  3. 所属分类:software engineering

    • 发布日期:2017-04-14
    • 文件大小:4.29kb
    • 提供者:ehsan
搜珍网 www.dssz.com