搜索资源列表
Equalization_in_high-speed_communication_systems.r
- 高速通信系统中均衡器的几种结构说明与比较，对设计SerDes的朋友有帮助-High-speed communications systems equalizer descr iption and comparison of several structures, the design SerDes friends help
designcon2004_serdes
- DESIGN CON SERDES PDF DOCUMENT
jesd204b
- 高速Serdes接口协议规范，包括电器层，传输层，数据链路层。传输层包括组帧方式，加扰，字节替换等内容，数据链路层包括Tx和Rx设备的握手通信协议-Speed Serdes interface protocol specifications, including electrical layer, transport layer, data link layer. Transport layer including group frame mode, scrambli
xapp882
- This application note describes the implementation of SERDES Framer Interface Level 5 (SFI-5) [Ref 1] in a Virtex-6 XC6VLX240T FPGA. SFI-5 is a standard defined by the Optical Internetworking Forum (OIF). The interface must operate bidirectionall
SoftSerDes_FPGA
- 软件实现serdes的FPGA设计方法，非常有价值-FPGA design software serdes of
JIEKOU
- 为你详细介绍各种接口的芯片选型，接口类型如1394 CAN Crosspoint Display ESD/EMI I² C Isolation LVDS/M-LVDS Optoelectronics PCIe RS232/422/485 SerDes UARTs USB Voltage-Level Translation xECL，为你解决常用接口的设计难题，提供各种接口的原理图设计-You detail the various interface chip selection, int
SERDES-TransmitterReceiver-(ALTLVDS)-Megafunction
- 1. It creates an 8-bit general purpose ( GP ) output port, controlled by any character received on the serial port.