搜索资源列表
serial1
- 串口简化verilog模型，固定波特率4.8k, 输入、输出使能输出-Verilog model of serial simplified
DirectX_Updater
- Do I HAVE to backannotate to use these models? No but, to ensure correct results, you must pass the correct values to the models s generics. This can be done by editing the model s instantiations in your netlist. SDF backannotation may be easier
ModelSim_SE_Plus_v5.7F_Real_Working
- model sim simulator of vhdl and verilog codes
CHU92A
- MIPS pipeline datapath Figure 6.30 in Paterson and Hennessy s textbook [4]. The model will be ... Listing 1.1: Verilog code for the multiplexer. A00000AA
A-Verilog-Model-of-Universal-Sequence-Detector.ra
- a verilog model of universal seq detector