asynchronous counter implented instructural model of vhdl-asynchronous counter implented instructural model of vhdl

This research involves uating the use of FPGA for the detection and counting of partial discharge (PD) signals in underground cables (XLPE cables). PD detection model was designed one using MATLAB and another using VHDL.-This research involves