搜索资源列表
实用倍频电路
- fpga实用倍频电路-Frequency Circuit
8倍频vhdl
- 该文件可用vhdl语言实现时钟8倍频，运行环境可在maxplus2和ise的仿真软件上-the document available VHDL Language 8 clock frequency, the operating environment and ideally maxplus2 simulation software
EP2C20_TEST.rar
- 内含无刷电机驱动VHDL模块，读码盘4倍频模块，并用NIOS核实现简单无刷电机闭环控制。,Brushless motor driver includes VHDL modules, reading frequency module plate 4, and nuclear NIOS simple closed-loop control of brushless motor.
beipin
- FPGA工程文件，可以实现倍频以及小数倍频功能-FPGA PROJECTION
beipin_top
- 次代码利用verilog HDL来描述的，可以实现2倍频功能，只是频率有一点误差。-Times verilog HDL code to describe the use of, 2 octave function can be achieved, but the frequency of a bit error.
DCM
- ISE实现DCM组建例化，得到3倍频时钟-ISE to achieve established cases of DCM, received 3 octave clock
fq_div
- pll 的64倍频 锁相环技术用 实现倍频 从而达到对频率的分频-pll 64 multiplier PLL multiplier used to achieve so as to achieve the sub-band of frequencies
octave
- 关于倍频程和三分之一倍频程滤波器设计程序-About one-third octave and octave filter design process
twice_clk
- 对输入时钟进行2倍频 已在modelsim中通过仿真 建议进行后仿 应用上来看 是可以使用的-the function of the module is frequency multiplication，and the module had been test and verified by modelsim,so the products can be employed with 100 ease by each consumer.think you!!!!
3fp
- 奇数分频和倍频(只需修改参数就可以实现较难得基数分频和倍频)-Odd frequency and frequency-doubling (just modify the parameters can be achieved relatively rare sub-base frequency and octave)
beipin_test
- 实现任意倍数的倍频,帮助大家解决VHDL倍频问题,-The realization of arbitrary multiples of the octave, octave VHDL help people solve problems,
frequence_div
- 三分频程序,对输入的时钟信号进行分频，在此基础上可以进行倍频和分频的转化。-frequence divice
statemachine
- 基于状态图的光电编码器4倍频vhdl程序，输入相位差90度的两相，输出倍频和方向信号-Based on the state of the optical encoder Figure 4 multiplier vhdl procedure, enter a 90-degree phase difference of two-phase, frequency and direction of the output signal
encoder
- 编码器信号处理 经过倍频器进行四倍频 后 同时完成鉴相 计数-the encoder single program
RH8000
- 基于状态监测的全数字预测倍频技术，适合做转速测量的预测算法。-Condition monitoring based on the prediction of all-digital frequency doubling technology, suitable for measuring the speed prediction algorithm.
pll
- 是quartus2的仿真倍频电路，用于产生倍频时钟！-Is a multiplier circuit simulation quartus
一个MATLAB关于三分之一倍频程处理的程序
- 使用matlab计算噪声处理：1/3倍频程(Using MATLAB to calculate noise processing: 1/3 octave)
平方倍频法
- 对DSSS/BPSK信号进行平方倍频法，可以对其载频进行估计(The frequency doubling method of DSSS/BPSK signal can be used to estimate its carrier frequency.)
瞬时声压13倍频程
- 直接输入wav的声音文件，可得到1/3倍频程和瞬态声压级(1 / 3 octave and transient sound pressure level)
三分之一倍频程处理
- 三分之一倍频程程序，信号处理必备，请自用下载(One-third octave program, self-download)