当前位置：
首页 资源下载
搜索资源 - Analog phase locked loop
搜索资源列表
-
1下载：
An enhanced phase-locked loop (PLL) system is presented
and its properties and performance characteristics
are investigated. Advantages of the proposed PLL
structure over the conventional PLLs including its capability of direct estimation of ampli
-
-
1下载：
模拟锁相环（apll）的一些simulink模型,Analog phase-locked loop (apll) some simulink model
-
-
0下载：
This document describes how to switch to and program the unisersal serial bus (USB)
analog phase-locked loop (APLL) on the C5506/C5507/C5509A devices. Example
assembly programs for programming and switching to and from the APLL are also
provide
-
-
0下载：
数字锁相环(DPLL)技术在数字通信、无线电电子学等众多领域得到了极为广泛的应用。与传统的模拟电路实现的PLL相比，DPLL具有精度高、不受温度和电压影响、环路带宽和中心频率编程可调、易于构建高阶锁相环等优点。-Digital phase-locked loop (DPLL) technology in digital communications, radio electronics, and many other fields has been extremely wide range of
-
-
0下载：
This tutorial starts with a simple conceptual model of an analog Phase-Locked Loop (PLL). Through elaboration it ends at a model of an all digital and fixed-point phase-locked loop. The final model can serve a starting point for code generation (both
-
-
0下载：
传统的数字锁相环系统是希望通过采用具有低通特性的环路滤波器，获得稳定的振荡控制数据由于数字电子技术的迅速发展，尤其是数字计算和信号处理技术在多媒体、自动化、仪器仪表、通讯等领域的广泛应用，用数字电路处理模拟信号的情况日益普遍。所以模拟信号数字化是信息技术的发展趋势，而数字锁相环在其中扮演着重要角色。-Conventional digital PLL system is to have a low-pass characteristics by using the loop filter to o
-
-
0下载：
基于《Stellaris外设驱动库》的例程：处理器直接触发ADC采样
本实验演示配置ADC采样序列0，通过处理器直接触发ADC采样，ADC模拟量需从外部输入（ADC0），最大不能超过3.0V，因为ADC内置的参考电压为3.0V。
在进行ADC配置之前，必须首先进行PLL锁相环配置（详见EasyARM1138例程\02 SysCtl(系统控制)\3 锁相环PLL设置）。错误配置PLL将使系统进入异常。
ADC采样得到的数字量将利用超级终端从串口读出 。本开发板采用US
-
-
2下载：
基于Matlab的数字锁相环的仿真设计，一篇毕业论文，对数字和模拟锁相环进行了详细的分析和仿真-Matlab-based simulation of digital PLL design, a thesis on digital and analog phase-locked loop for a detailed analysis and simulation
-
-
0下载：
Introduction
In 2004 Octavian Florescu created the UW ASIC group. At that time, the
analog subgroup of the UW ASIC group was involved in the design of a PLL.
The topology of that PLL, which is now referred to as Phase Locked Loop
Version 1, i
-
-
0下载：
SOC（System On a Chip）称为片上系统，它是指将一个完整产品的功能集成在一个芯片上或芯片组上。SOC中可以包括微处理器CPU、数字信号处理器DSP、存储器（ROM、RAM、Flash等）、总线和总线控制器、外围设备接口等，还可以包括数模混合电路（放大器、比较器、A/D和D/A转换器、锁相环等），甚至延拓到传感器、微机电和微光电单元。 -SOC (System On a Chip) is called on-chip system, which refers to a comple
-
-
0下载：
The design of the All Digital FM Receiver circuit in this project uses Phase Locked Loop (PLL) as the main core. The task of the PLL is to maintain coherence between the input (modulated) signal frequency,iωand the respective output frequency,oωvia p
-
-
1下载：
基于Matlab仿真的数字锁相环的设计进行了详细的分析和模拟，数字和模拟锁相环的论文-Matlab-based simulation of digital PLL design, a thesis on digital and analog phase-locked loop for a detailed analysis and simulation
-
-
0下载：
analog phase locked loop
-
