搜索资源列表
Dadda_Multiplier_Automation_Design
- 主要研究類 型是針對乘法 器在產生部份乘積 ( Partial Product Generation ) 項進行 有效率 的加總的動作，在本設計中，我們採用 Dadda Tree 壓縮樹，來 針對部分乘積項，進行 加總的動作， 主要設計以 4 bit、8 bit，以及 16 bit
6bitdaddareduction
- 6 bit dadda tree reduction code -- verilog-6 bit dadda tree reduction code-- verilog
ASM1
- The IQ Te sting cl ass in C# to te st you r IQada dadda
dadda
- 单片机驱动步进式马达的代码，用来操纵步进式马达进行移动操作，基于51单片机-THIS IS A C PROGRAM BASED ON 51
24bit-dadda-multiplier
- IT IS HIGHBRID MULTIPLIER WHERE WILL BE USEFUL TO GET HIGH SPEED MULTIPLICATION IN PROCESSORS
Dadda
- VHDL Code for dadda 8*8 multiplier
DADDA
- Characteristics of the three main algorithms: Roth s D-Algorithm (D-ALG) defined the calculus and algorithms for ATPG using D-cubes. Goel s PODEM used path propagation constraints to limit the ATPG search space and introduced backtrace. Fujiwar