搜索资源列表
CLK_DIV
- 爱用硬件描述语言VHDL实现输入时钟10分频输出-divide CLOCK by 10 using VHDL
ClockDividedBy10
- 爱用硬件描述语言VHDL实现输入时钟10分频输出-divide CLOCK by 10 using VHDL
0zzClockDividedBy10
- 爱用硬件描述语言VHDL实现输入时钟10分频输出-divide CLOCK by 10 using VHDL
hehaClockDividedBy10
- 爱用硬件描述语言VHDL实现输入时钟10分频输出-divide CLOCK by 10 using VHDL
div
- FPGA用VHDL写的10分频程序，保证可用-FPGA using VHDL written 10 divide procedures to ensure that the available