搜索资源列表
testbench设计精华
- 介绍FPGA中testbench设计技巧
FPGA-PCI.rar
- 基于FPGA的PCI接口源代码及Testbench Verilog程序代码,fpag pci
pn_generator.rar
- FPGA实现pn发生器,Verilog代码实现,另带modlesim的仿真测试文件,很有价值。,FPGA realization of pn generator, Verilog code, and the other with the simulation test modlesim documents of great value.
fifo
- 异步fifo,用Verilog编写,包含testbench,已经通过modelsim调试,内含文档和波形图-Asynchronous fifo, to prepare to use Verilog, including testbench, debug modelsim has passed, including documents and wave
spi_verilog
- SPI协议Verilog HDL程序,内含testbench 文件
Chapter6-9
- 第六章到第九章的代码 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例
ads1278
- AD1278的接口程序,Verilog的。包含TESTBENCH,仿真通过。尚未在硬件上调试。-the interface between fpga and ad1278,contain testbench.
testbench
- altera 最新的CYCLONE IV的pci-e核的testbench,VHDL源程序。-altera latest CYCLONE IV of the pci-e core testbench, VHDL source code.
testbench
- 介绍了fpga设计中,利用testbench设计源码测试激励文件,很方便很详细-Introduced fpga design, test stimulus using testbench design source files, it is more convenient
writing-efficient-testbench
- 如何编写FPGA测试代码,XILINX官方资料-How to write test code for FPGA, XILINX official information
code
- 一个基于fpga的简单的实时心电检测系统,包括与pc通讯和qrs检测两部分-A simple fpga-based real-time ECG detection system, including communication with the pc and qrs detection of two parts
writing-testbench
- 教你如何写VHDL或VerilogHDL的testbench文件,非常有利于FPGA的波形仿真-Teaches you how to write VHDL or VerilogHDL the testbench file, is very conducive to the waveform simulation of FPGA
get-start-with-modulesim
- 内含基于altera公司的FPGA芯片用modulesim仿真步骤,和详细实例,教会怎么使用modulesim仿真和编写testbench程序。-Altera FPGA-based embedded chip company with modulesim simulation steps, and detailed examples, how to use the church modulesim testbench simulation and preparation procedures.
Modsim-AND-testbench
- 关于fpga中,测试平台testbench的技巧,及仿真软件MOSIDISIM-About fpga skills test platform testbench, and simulation software MOSIDISIM
testbench
- FPGA逻辑实验中,用VHDL语言实现IP核生成的实验。-FPGA logic experiment, with VHDL language implementation IP nuclear generated experiment.
testbench
- FPGA的testbench-testbench of FPGA
fpga
- 有关FPGA的好多资料的综合汇总,包括夏宇闻-Verilog经典教程,Verilog-testbench的写法,Altera+FPGA/CPLD设计高级篇,Altera+FPGA/CPLD设计基础篇等好几本书,超值-A comprehensive summary of a lot of information about FPGA, including Xia Wen-Verilog classic tutorial, Verilog-testbench writing, senior Alte
apb_uart
- 带apb接口的uart,带testbench,测试过,可以使用(The uart module with apb interface)
uygulama1
- verilog hdl, haladder testbench
ModelSim电子系统分析及仿真
- 此文档详细说明了如何利用Modelsim软件对FPGA逻辑代码进行功能仿真和时序仿真的方法,并通过相关例子进行讲解说明(This document explains in detail how to use Modelsim software to perform functional simulation and time series simulation of FPGA logic code, and explain how to use some examples.)