搜索资源列表
FFT-IP.介绍了基于FPGA的FFT实现方法
- 介绍了基于FPGA的FFT实现方法，并给出了实例程序，程序通过验证，可以直接使用,FPGA based on the realization of the FFT method, and gives examples of procedures, procedures for the adoption of authentication, can be directly used
FPGA.rar
- 利用FPGA的51 IP核实现与单片机和ARM的串口通信,FPGA connect with MCU and ARM
FFT-IP.rar
- 在FPGA上实现的fft，里面是一个fft的ip核，直接可以用，编译通过，能正常运行,In the FPGA to achieve the fft, there is a nuclear fft of ip, can be used directly, the compiler is passed, to the normal operation of
USB2.0IP(RTL)
- USB2.0 IP核,ASIC,FPGA可用,Verilog HDL源代码-USB2.0 IP,Verilog HDL
8051ip
- fpga 51核，这个是我老师写的，现在就是输入输出io是分别定义的，希望能给大家提供一点帮助！-fpga 51 nuclear, this is written by my teacher, this is the input and output, respectively, the definition of io is the hope that we can provide a little help!
usb20_ipcore_usb_funct
- usb的芯片ip core. 用HDL描述，适合asic/fpga人员参考或使用。USB ip core for ASIC/FPGA designers.-usb chips ip core. with HDL descr iption suitable for asic/fpga staff reference or use. USB ip core for ASIC/FPGA designers.
rs1_7seg_pci-0.0.1.tar
- Raggedstone1 IP core. Raggedstone1 is a low-cost Spartan3 FPGA based PCI development board made by Enterpoint Ltd. -Raggedstone1 IP core.Raggedstone1 is a low-cost Spartan3 FPGA based PCI development board made by Enterpoint Ltd.
Protecting_FPGA
- How to protect your FPGA design (IP) on SRAM based FPGA s against copying.
stackfiles
- VHDL IP Stack: This IP stack for an FPGA is a complex design because of the number of layers and the complexity of each that is required. It is limited to 10Mb/s operation and is designed for a full duplex switched network. It implements the lower la
uart16550_latest[1].tar
- 开源UART IP核16550，该IP核兼容16550 UART，具有Modem功能，完全可编程的串行接口具有可设置的字符长度、奇偶校验、停止位以及波特率生成器。-Open-source UART IP core 16550, the IP core is compatible with 16550 UART, with Modem function, fully programmable serial interface can be set up with a character lengt
FPGA
- FPGA应用开发入门与典型实例 代码 FPGA（现场可编程逻辑器件）以其体积小、功耗低、稳定性高等优点被广泛应用于各类电子产品的设计中。本书全面讲解了FPGA系统设计的背景知识、硬件电路设计，硬件描述语言Verilog HDL的基本语法和常用语句，FPGA的开发工具软件的使用，基于FPGA的软核嵌入式系统，FPGA设计的基本原则、技巧、IP核， FPGA在接口设计领域的典型应用，FPGA＋DSP的系统设计与调试，以及数字变焦系统和PCI数据采集系统这两个完整的系统设计案例。 -FPGA
IP
- this a programme about dsp ,it can achieve tcp/ip communication ,the programme is corect ,i wish that you can download it .-this is a programme about dsp ,it can achieve tcp/ip communication ,the programme is corect ,i wish that you can dow
IP-Camera
- 基于Altera公司的FPGA设计的网络IP Camera方案，具有参考价值。-Altera s FPGA-based Network IP Camera solution designed with a reference value.
fpga-jianpan-ip-core
- 基于fpga的键盘设计ip核的vhdl源代码-Ip fpga design of the keyboard based on the vhdl source code for nuclear
FPGA IP cores
- FPGA IP cores on verilog for USB CY7C68013, VGA, Ethernet DM9000A, Sound WM8731.
SPWM信号产生系统IP软核设计及验证
- 针对电力电子领域的需求，采用自然采样法设计了一个全数字三相SPWM信号产生系统IP软核．通过数字频率合成技术实现了对电源频率的辅确控制．使电源频率精度达到16位．其中。通过调节控制参数．分别实现了电源频率与载波频率的7级、8级控制．最后。搭建了基于FPGA的测试系统．验证了系统功能的正确性．(According to the requirement of power electronics, the natural sampling method for the design of a full
浮点数加法ip
- 这是两个浮点数实现加法的ip，用于硬件描述语言。这是组内做机器人项目时自己编写使用的。
IP核的生成
- 讲述了FPGA中IP核的使用方法，对于初学者很有帮助。(The method of using IP core in FPGA is described.)
基于IP核的ISE设计流程
- 讲述了在ISE中如何通过建立ip核，使用ip核可以增加程序设计的效率。(In ISE, how to use the IP core can increase the efficiency of the program design by establishing the IP core.)
Xilinx IP核详解和设计开发
- Xilinx IP核详解和设计开发 ，对于学习FPGA的同事非常有帮助(Xilinx IP nuclear detailed interpretation and design and development is very helpful for the colleagues to learn from FPGA)