搜索资源列表
16bit-CLA
- 16 bit carry look ahead adder verilog code
cla4
- verilog code 4-bit carry look-ahead adder output [3:0] s //summation output cout //carryout input [3:0] i1 //input1 input [3:0] i2 //input2 input c0 //前一級進位-verilog code4-bit carry look-ahead adderoutput [3:0] s// summationoutput cout// c
cla16
- verilog code 16-bit carry look-ahead adder output [15:0] sum // 相加總和 output carryout // 進位 input [15:0] A_in // 輸入A input [15:0] B_in // 輸入B input carryin // 第一級進位 C0 -verilog code16-bit carry look-ahead adderoutput [15:0] sum// sum of
16bitCLA
- 基于Verilog HDL的16位超前进位加法器 分为3个功能子模块-Verilog HDL-based 16-bit CLA is divided into three functional sub-modules
lookahead
- implement of carry look ahead adder vith verilog
16bit-CLA
- a 16 bit carry look ahead adder verilog code
verilog
- Verilog初学者例程:1位全加器行为级设计、1位全加器门级设计、4位超前进位加法器、8位bcd十进制加法器、8位逐次进位加法器、16位超前进位加法器、16位级联加法器、多路四选一门级设计、七段译码器门级设计-Verilog routines for beginners: a behavioral-level design full adder, a full adder gate-level design, 4-ahead adder, decimal 8-bit bcd adder, 8-
codes
- verilog code for carry look ahead adder.
CarryLA_Adder
- carry look ahead adder in verilog
CarryLookaheadAdder64
- 一个64位超前进位加法器，verilog语言描述。-A 64 bits carry look ahead adder, verilog
carry-look-ahead-adder32
- This implements Carry look ahead adder in verilog
claadder
- 4 Bit Carry Look Ahead Adder in Verilog.
carrylookaheadadder_4bit
- 4-Bit Carry Look Ahead Adder Verilog Code in Xilinx
32-bit-carry-look-ahead-adder
- This file contains Verilog codes