搜索资源列表
CyclonePLL
- Cyclone™ FPGA具有锁相环（PLL）和全局时钟网络，提供完整的时钟管理方案。Cyclone PLL具有时钟倍频和分频、相位偏移、可编程占空比和外部时钟输出，进行系统级的时钟管理和偏移控制。Altera® Quartus® II软件无需任何外部器件，就可以启用Cyclone PLL和相关功能。本文将介绍如何设计和使用Cyclone PLL功能。 PLL常用于同步内部器件时钟和外部时钟，使内部工作的时钟频率比外部时钟更高，时钟延迟和时钟偏移最小，减小或调整时钟
clock_skew_actel_2004
- this describes the clock skew problems and how to resove it by using various techniques in digital design and implementation
Clockgatingandclockskewanalysis
- 门控时钟与时钟偏移分析,也是时钟的问题，集中先发一下-Clock gating and clock skew analysis, is also the issue of clock
2
- FPGA设计中几个基本问题的分析及解决 多时钟系统，时钟设计，时钟歪斜，门控时钟，毛刺信号及其消除，FPGA中的延时设计，FPGA设计应注意的其它问题-FPGA design analysis of a few basic questions and solve multi-clock system, clock design, clock skew, clock gating, and the elimination of burr signal, FPGA design of the d
wtut_sc
- DCM includes a clock delay locked loop used to minimize clock skew for Spartan-3, Virtex-II, Virtex-II Pro, and Virtex-II Pro X devices. DCM synchronizes the clock signal at the feedback clock input (CLKFB) to the clock signal at the input clock
gateclockexcursionanalysis
- 门控时钟与时钟偏移分析，详解门控时钟偏移的产生和解决办法。-Gated clock and clock skew analysis Xiangjie gated clock skew of the generation and solution.
ClockSkew
- This source code Estimated Clock skew between two nodes.
dll
- Generation and distribution of clock signals inside the VLSI systems is one of the most important problems in the design of VLSI systems. Because of the process variations and interconnect parasitics, clock signals delays vary for dierent paths.
test_rate_OK
- 主要仿真了基于物理层的时钟同步的仿真，耦合作用下，基于O.Simeone同步算法的处理过程，4个节点的时钟周期经过短暂的波动后逐渐达到稳定状态，实现了时钟偏差(skew) 的补偿，达成时钟频率的同步。-Major simulation clock synchronization based on physical layer simulation, coupling effect, based on O.Simeone synchronization algorithm process no