当前位置：
首页 资源下载
搜索资源 - complex multiplier
搜索资源列表
-
0下载：
用来实现两个复数的加减乘数
输出形式是实部，虚部分开
-Is used to achieve the addition and subtraction of two complex multiplier output form the real part, imaginary part of the open-
-
-
0下载：
一款32位复数乘法器，用verilog写的。-32_bit complex multiplier,written in verilog HDL.
-
-
0下载：
代码是一个复数乘法器，两个复数相乘，只用到了2个实数相乘，运算量少-Code is a complex multiplier, two complex multiplication, uses only real number multiplied by 2, operations less
-
-
0下载：
用VERILOG HDL 实现节省乘法器的16位复数乘法器-With VERILOG HDL achieve savings of 16-bit complex multiplier multiplier
-
-
0下载：
复乘法器的FPGA实现， 希望对初学者有帮助
-Complex Multiplier FPGA to achieve, and they hope to help beginners
-
-
0下载：
基于实数的二进制表示法，把CDF(Cohen，Daubechies and Feauveau)9／7双正交小波基的提升系数化为二进制，采用简单的移位一加操作代替结构复杂的浮点乘法器，从而实现了JPEG2000中9／7离散小波变换的定点计算．相对于浮点计算法，移位一加操作最大的优点是计算简单，特别易于超大规模集成电路实现，因而使硬件实时处理图像信号成为可能．实验仿真结果表明：在低压缩比的情况下，用移位一加操作重构的图像，其峰值信噪比(PSNR)只比浮点法低0．10 dB，当压缩比增大时，其PSNR
-
-
0下载：
潘明海 刘英哲 于维双 (论文)
中文摘要：
本文讨论了一种可在FPGA上实现的FFT结构。该结构采用基于流水线结构和快速并行乘法器的蝶形处理器。乘法器采用改进的Booth算法，简化了部分积符号扩展，使用Wallace树结构和4-2压缩器对部分积归约。以8点复点FFT为实例设计相应的控制电路。使用VHDL语言完成设计，并综合到FPGA中。从综合的结果看该结构可在XC4025E-2上以52MHz的时钟高速运行。在此基础上易于扩展为大点数FFT运算结构。
-Pan Mingha
-
-
0下载：
fushutest用来实现两个复数的加减乘数,里面的代码需要自己填写-fushutest be used to achieve the addition and subtraction of two complex multiplier, which fill in the code that needs its own
-
-
0下载：
图像的矩阵运算 用于图像像素的尺度变换，归一化；图像读取，阈值分割，矩阵的加减乘数运算，以及图像的读写；数据类型支持int，double，以及复数complex类型-Image matrix operations for image pixels scale transformation, normalization image reads, threshold segmentation, the multiplier matrix addition and subtraction opera
-
-
0下载：
2点的碟形算法，其中包含了旋转因子乘法器，这是一种高效的复数乘法器.-2point dish method, which includes the rotation factor multiplier, which is a highly efficient complex multipliers.
-
-
0下载：
基于FPGA中OFDM中的帧检测，由于采用简化算法，采用较少的复数乘法器，易于硬件实现，且节省资源，采用verilog实现.-Frame detection based on FPGA for OFDM, a simplified algorithm, using less complex multiplier, easily implemented in hardware, and save resources, the SNR performance is slightly lower th
-
-
0下载：
complex multiplier in verilog code is uploaded
-
-
0下载：
8位基2FFT算法的蝶形运算的代码，不含有复数乘法器-8 base 2FFT algorithm butterfly operation code does not contain a complex multiplier
-
-
0下载：
this is fast complex multiplier in vhdl
-
-
0下载：
Complex multiplier with twiddle factor
-
-
0下载：
Abstract—Power is becoming a precious resource in
modern VLSI design, even more so than area. This paper
proposes a novel architecture for modular, scalable &reusable
hybrid constant co-efficient multiplier (KCM) circuit.
Comparison is made b
-
-
0下载：
复数乘法器，利用ISE里的float IP核，实现了32位复数的乘法-Complex multiplier, using the ISE in the float IP core to achieve the 32 complex multiplications
-
-
0下载：
4位的16点fft，ccmul为复数乘法器，bfproc为蝶形运算器，输出的结果为四位，每一级都要进行round操作。-4 16-point fft, ccmul for complex multiplier, bfproc for the butterfly operation, a result output is four, each stage should be carried out round operation.
-
-
0下载：
DemoCodesOutex.m shows the basic operations of CLBP.
-
-
0下载：
This module does Complex multiplication based on Xilinx DSP48E1 dsp block. Proved on xilinx Virtex 6 Devices
-
