CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 搜索资源 - cordic code in verilog

搜索资源列表

  1. cordicDDS

    0下载:
  2. Cordic算法实现DDS的Verilog 源码,14位精度,非常实用的。-DDS algorithm Cordic the Verilog source code, 14-bit accuracy, very practical.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-28
    • 文件大小:7.41kb
    • 提供者: 王王
  1. 4bit_buma_adder

    0下载:
  2. Verilog作业 :自己写的源码输入,补码输出的,由状态机控制的四位加法器,为保证时序,加法器模块为超前近位加法器,包含测试台,通过 Modelsim 、Synplify仿真。-Verilog operation: the source code to write their own input, complementary code output by the state machine to control the four adder, in order to ensure timing
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-06
    • 文件大小:2.27kb
    • 提供者:wizard
  1. atan_lut

    0下载:
  2. 基于改进的查找表的arctan计算模块,包含完整的VHDL源代码及部分注释.绝对原创!-Arctan calculation module based on improved searching form. The rar package contains complete VHDL source code and some notes. Absolutely original!
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-01
    • 文件大小:12.29kb
    • 提供者:wgy
  1. division_cordic

    0下载:
  2. verilog code for division based on cordic algorithm
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-10
    • 文件大小:701byte
    • 提供者:meysam
  1. cordic

    0下载:
  2. vhdl语言编写的cordic算法,实现了cordic的流水线运算。-cordic language vhdl algorithm cordic the pipeline operator.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-29
    • 文件大小:813byte
    • 提供者:lmy
  1. 12

    0下载:
  2. cordic algorithm using verilog code
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-08
    • 文件大小:831byte
    • 提供者:rams
  1. cordic

    0下载:
  2. it is a code to implement cordic algorithm in verilog. it calculates sin and cosine of an input angle.
  3. 所属分类:Other systems

    • 发布日期:2017-11-23
    • 文件大小:1.77kb
    • 提供者:reena
  1. cordic_iterate

    0下载:
  2. it is a code for cordic algorithm in verilog. it computes sine and cosine of an angle which is the input. it is iterative structure of cordic.
  3. 所属分类:Other systems

    • 发布日期:2017-11-13
    • 文件大小:1.69kb
    • 提供者:reena
  1. cordic_pipelined

    0下载:
  2. CORDIC算法的流水线verilog HDL实现,包含modelsim仿真所需的设计文件与testbench。-This is an implementation of CORDIC algorithm in verilog HDL, which contains design code and testbench.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-11-17
    • 文件大小:1.32kb
    • 提供者:zhouwen
  1. sinwave-genertor

    0下载:
  2. sinwavw generator code in verilog this will helpful for generating a sinave without using a cordic
  3. 所属分类:Compiler program

    • 发布日期:2017-04-29
    • 文件大小:172.12kb
    • 提供者:mgokul177
  1. cordic-Vpy

    0下载:
  2. cordic processor in verilog code is been programmed for fpga. Cordic has rotational matrix with input vectors which can be rotated in phasor plane
  3. 所属分类:Other systems

    • 发布日期:2017-12-16
    • 文件大小:3kb
    • 提供者:Akshay
搜珍网 www.dssz.com