搜索资源列表
fullsine
- This a code for sine wave generation in modelsim. The code is written in verilog. An LUT has to be added to this program to work completely.-This is a code for sine wave generation in modelsim. The code is written in verilog. An LUT has to be added t
lut_core
- LUT core in VHDL program
atan_lut
- atan LUT in VHDL program
FIR-FILTER
- FIR filter LUT based in vhdl