搜索资源列表
pll.rar
- A Matlab scr ipt to simulate a Phase-Locked Loop (PLL). This is a type II PLL ie it has two integrators (one of these is the VCO itself). It is simulated with an FM (frequency modulation) input. The output is the demodulated baseband signal,A Matlab
系统级别的pll仿真
- pll matlab程序~~对于系统级别的pll仿真很好-The matlab program of pll
PLL
- simulink 仿真锁相环的一个pdf-a pdf of pll using simulink
PLL
- matlab中锁相环（PLL）的仿真...功能完好-matlab in the phase-locked loop (PLL) simulation function well ...
PLL
- 锁相环simulink源码,难得的好代码，不要错过！-PLL simulink sourcecode is a good program,please download now!
pll
- 用VERILOG语言实现的数字锁相环P-VERILOG language with the digital phase-locked loop PLL
pll(FPGA)
- 利用VHDL语言对FPGA进行锁相环倍频，经调试已经在开发板上实现倍频-The FPGA using VHDL language PLL frequency multiplier, the debug board has been achieved in the development of frequency
pll
- 一個基本的鎖相迴路設計(PLL)simulink 程序-A basic phase-locked loop design (PLL) simulink program
pll
- 数字通信中的锁相环（PLL）完整程序，包括噪声处理，可用于GPS的的跟踪和捕获-the matlab code of PLL ,including how to deal with the noise ,which can be used to acquiring and tracking on GPS
pll
- 介绍一个小的进行锁相环PLL仿真的信号预处理程序-Introduced to carry out a small simulation of phase-locked loop PLL signal pre-processing procedures
PLL
- 可以实现自动锁相环功能的C源程序代码模块，-Can be achieved automatically PLL function C source code modules,
PLL
- verilog PLL的代码，和PLL 的功能介绍，希望能通过，只是简单了点-verilog PLL code, and the function of PLL, the hope, but simply a point
pll
- 关于数字锁相环方面的代码,觉得还可以，或许对大家有用-the code of the pll
PLL
- 概述PLL的工作原理及完成一个简单的例子.-PLL principle outlined in the job and complete a simple example.
PLL
- 基于matlab的锁相环（PLL）仿真源代码-Matlab based on the phase-locked loop (PLL) simulation source code
PLL
- PLL是数字锁相环设计源程序, 其中, Fi是输入频率(接收数据), Fo(Q5)是本地输出频率. 目的是从输入数据中提取时钟信号(Q5), 其频率与数据速率一致, 时钟上升沿锁定在数据的上升和下降沿上； 顶层文件是PLL.GDF-Digital phase-locked loop PLL is the design source code, which, Fi is the input frequency (receive data), Fo (Q5) is
pll
- 设计的软件锁相环的例子，自己写的，根据原理编的-PLL design example of software that he wrote, according to the principle for the
pll
- 一个实现任意倍频的，输入参考频率未知的pll，已综合实现-frequency multiple rely on dpll，unknown reference input clock
pll
- 频合锁相环LMX2326与单片机接口代码 -LMX2326 PLL frequency together with the single-chip interface code
PLL
- 锁相环路的基本工作原理 PLL basic working principal-The basic working principle of PLL PLL basic working principal