搜索资源列表
round_three_stage
- 3 stage round arbiter using verilog
Verilog-Round-Robin-Arbiter-Model.tar
- Verilog Round Robin Arbiter Model
arb
- verilog round robin arbiter
arbiter2
- The logic design of an efficient and fast round robin arbiter in Verilog or any other HDL language relies on the capability to find the next requestor to grant without losing cycles and with minimal logical stages. Using the fastest logic constructs
RR_SCH(Executable)
- FPGA VERILOG调度器一般包括SP、RR、WRR、WFQ等，RR调度指的是轮询调度，此种调度不带权重概念，均匀轮询进行调度。-FPGA VERILOG The scheduler typically include SP, RR, WRR, WFQ, etc., RR refers to the round robin scheduling, dispatching without the weight of such concepts, even polling scheduling.
round_robin
- Round Robin priority arbiter
Weighted-Round-Robin-Arbiter-master
- 带权重的优先级轮转算法的verilog实现(Verilog implementation of priority rotation algorithm with weight)