当前位置：
首页 资源下载
搜索资源 - shift add multiplier
搜索资源列表
-
0下载：
移位相加乘法器设计。附有工程实例及ppt说明。,Add multiplier design shift. Ppt with example and descr iption.
-
-
0下载：
其乘法器原理是：乘法通过逐项移位相加原理来实现，从被乘数的最低位开始，若为1，则乘数左移后与上一次的和相加；若为0，左移后以全零相加，直至被乘数的最高位-Its multiplier principle is: the sum of multiplication through each shift principle to achieve, from the lowest bit multiplicand to start, if 1, then the multiplier on the l
-
-
1下载：
移位相加8位硬件乘法器电路设计,该乘法器是由8位加法器构成的以时序方式设计的8位乘法器。-Add 8-bit hardware multiplier shift circuit design, the multiplier is composed of 8-bit adder to temporal order, 8-bit multiplier design.
-
-
0下载：
加法器树乘法器结合了移位相加乘法器和查找表乘法器的优点。它使用的加法器数目等于操作数位数减 1 ，加法器精度为操作数位数的2倍，需要的与门数等于操作数的平方。 因此 8 位乘法器需要7个15位加法器和64个与门-Adder tree multiplier multiplier combination of shift and add multiplier advantage of look-up table. It uses the adder operand is equivalent to
-
-
0下载：
移位相加硬件乘法器设计 程序设计与硬件实验-Add hardware multiplier shift programming and hardware design experiment
-
-
0下载：
通过移位相加，实现两个数的相乘。通过一个内部寄存器存储得到的积。--- it multiplies a 5_bit multiplicand by a 5_bit multiplier to give
-- an 8_bit product
--
-- aim: to master the method of mutiplier "shift and add to realize the mutiplier"
--
-
-
0下载：
用VHDL实现8位移位相加乘法器，从被乘数的最低位开始，若为1，则乘数左移后与上次的和相加；若为0，左移后以全0相加，直至被乘数的最高位。-VHDL 8-bit shift by adding the multiplier to achieve, starting from the lowest multiplicand, if 1, then left after the multiplier and add the last if 0, left after adding all 0, u
-
-
0下载：
ABSTRACT:
Low power consumption and smaller area are some of the most important criteria for the
fabrication of DSP systems and high performance systems. Optimizing the speed and
area of the multiplier is a major design issue. However, area and
-
-
0下载：
比较好的带符号数乘法的方法是布斯(Booth)算法。它采用相加和相减的操作计算补码数据的乘积。Booth算法对乘数从低位开始判断，根据两个数据位的情况决定进行加法、减法还是仅仅移位操作。判断的两个数据位为当前位及其右边的位(初始时需要增加一个辅助位0)，移位操作是向右移动。-Signed multiplication better way to Booth (Booth) algorithm. It uses the sum and subtraction calculations comple
-
-
0下载：
移位相加8位乘法器，含有每个模块的详细说明-Shift and add 8-bit multiplier, and contains a detailed descr iption of each module
-
-
0下载：
Jul 11, 2012 – Design of Efficient Multiplier Using Vhdl - download or read online. ... presents an efficient implementation of high speed multiplier using the array multiplier,shift & add algorithm,Booth ..... VHDL code for booth multiplier radix 4
-
-
0下载：
Jul 11, 2012 – Design of Efficient Multiplier Using Vhdl - download or read online. ... presents an efficient implementation of high speed multiplier using the array multiplier,shift & add algorithm,Booth ..... VHDL code for booth multiplier radix 4
-
-
0下载：
基于移位相加运算的乘法器设计，完整的设计工程文件在multiply_shift_add文件夹下-Multiplier design based on shift and add operations, complete design engineering file multiply_shift_add file folder
-
-
0下载：
FPGA verilog用移位相加的方式来实现8位的乘法器-FPGA verilog With shift and add a way to achieve 8 multiplier
-
-
1下载：
4.移位相加式十进制硬件乘法器电路，
要求：输入两个1位十进制数，利用移位相加法计算它们的乘积，显示乘数、被乘数和积。-The shift and add type decimal hardware multiplier circuit,
Requirements: Enter both a decimal number, and calculate their product using a shift-add method, display multiplier, multiplic
-
