搜索资源列表
VHDL_lfsr_code
- The objective of this projectis to design, model and simulate an autocorrelation generator circuit using 4-bit LFSR. the register and LFSR will used D flip-flop and some gates. By the autocorrelation concept, there should be 2 same length vectors
srff
- SR flip flop is implemented using VHDL
5
- Code for JK flip flop and SR flip flop
srandDflipflop
- this project is based on sr and d flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for e
Srflipflop
- it s a vhdl code for sr flip flop
SR_Flip_Flop_Program
- SR Flip-Flop Using VHDL