verilog编写的读写fifo的源码，包括sram的读写控制-verilog source code written to read and write fifo, including the sram to read and write control

利用sram技术设计的一个FIFO-failed to translate