UART串口的传送verilog原程序，已经经过了编译仿真-Verilog UART serial transmission of the original procedure has been compiled after a simulation

simple uart vhdl behavioural model (package) vhdl testbench example