搜索资源列表
BISTProject
- BIST test doing project, in verilog.
BIST
- A simple BIST in VHDL. It contains a LFSR with an SISR.
LIP2908CORE_membist
- Mem bist Verilog Module
MemoryBIST
- memory的BIST代码，verilog-The memory BIST codes, verilog
Design-and-Implementation-of-BIST-Using-Verilog.z
- BIST desing using verilog
surendar
- lp scan architecture
jeas_reversable-vedic-multiplier
- reversible logic is mainly used to achieve low power. peres gate HUG gate is used to design a vedic multiplier. reversible gate we can give n numbers of input and we can get n number of output